Hardware Design Guide

From OpenIO

Jump to: navigation, search
  • Hardware design requirements
    • Heat Dissipation
    • Power Levels
    • Clocks
    • Layer Identification (on the bus)
    • EEPROM Structure
  • PCB Template, DNA
  • PCB Template, DNR
  • DNR Cage Drawings
  • 60x Base Template: Schematics, Layout and Pinout
  • 61x Base Template: Schematics, Layout and Pinout
  • 60x Daugtercard Template
  • 61x Daughtercard Template
Retrieved from "http://www.ueidaq.com/open.powerdna/index.php/Hardware_Design_Guide"
Views
  • Page
  • Discussion
  • View source
  • History
Personal tools
  • 38.107.191.115
  • Talk for this IP
  • Log in
Navigation
  • Main Page
  • Community portal
  • Current events
  • Recent changes
  • Random page
  • Help
 
Toolbox
  • What links here
  • Related changes
  • Special pages
  • Printable version
  • Permanent link
Powered by MediaWiki
  • This page was last modified on 10 March 2010, at 21:19.
  • This page has been accessed 62 times.
  • Privacy policy
  • About OpenIO
  • Disclaimers