

UEI-PIO-1010 User Manual

Multifunction Panel I/O Interface

August 2024

PN Man-UEI-PIO-1010

© Copyright 2024 United Electronic Industries, Inc. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form by any means, electronic, mechanical, by photocopying, recording, or otherwise without prior written permission.

Information furnished in this manual is believed to be accurate and reliable. However, no responsibility is assumed for its use, or for any infringement of patents or other rights of third parties that may result from its use.

All product names listed are trademarks or trade names of their respective companies.

See the UEI website for complete terms and conditions of sale: <u>http://www.ueidaq.com/cms/terms-and-conditions</u>

CE

Contacting United Electronic Industries

Mailing Address:

249 Vanderbilt Avenue Norwood, MA 02062 U.S.A. Shipping Address:

24 Morgan Drive Norwood, MA 02062 U.S.A.

For a list of our distributors and partners in the US and around the world, please contact a member of our support team:

Support:

Telephone:	(508) 921-4600
Fax:	(508) 668-2350

Also see the FAQs and online "Live Help" feature on our web site.

Internet Support:

Support:	uei.support@ametek.com
Website:	www.ueidaq.com
FTP Site:	ftp://ftp.ueidaq.com

Product Disclaimer:

WARNING!

DO NOT USE PRODUCTS SOLD BY UNITED ELECTRONIC INDUSTRIES, INC. AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

Products sold by United Electronic Industries, Inc. are not authorized for use as critical components in life support devices or systems. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Any attempt to purchase any United Electronic Industries, Inc. product for that purpose is null and void and United Electronic Industries Inc. accepts no liability whatsoever in contract, tort, or otherwise whether or not resulting from our or our employees' negligence or failure to detect an improper purchase.

Specifications in this document are subject to change without notice. Check with UEI for current status.

Table of Contents

Chapter 1 Introduction1			
1.1	Organization of this Manual1		
1.2	Manual Conventions		
1.3	Related Resources		
1.4	Before You Begin2		
$\begin{array}{c} 1.5\\ 1.5.1\\ 1.5.2\\ 1.5.3\\ 1.5.4\\ 1.5.5\\ 1.5.6\\ 1.5.7\\ 1.5.8\\ 1.5.9\\ 1.5.10\\ 1.5.11\end{array}$	UEI-PIO-1010 Features3Analog Input3Analog Output3Digital I/O4Communication Ports4Guardian Diagnostics5CPU Module5Deployment Options5Software Support5Isolation & Over-voltage Protection5Environmental Conditions5Accessories6		
$\begin{array}{c} 1.6\\ 1.6.1\\ 1.6.2\\ 1.6.3\\ 1.6.4\\ 1.6.5\\ 1.6.6\\ 1.6.7\\ 1.6.8\\ 1.6.9\\ 1.6.10\\ \end{array}$	Technical Specifications6Analog Input6Analog Output7Industrial Digital I/O8TTL Digital I/O8Counter/Timer9Serial Port9I2C Port9Processor/System10Environmental10General10		
Chapter	2 System Hardware		
2.1	UEI-PIO-1010 Overview		
2.2 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 2.2.6 2.2.7 2.2.8 2.2.9	CPU Module 13 CPU Processor 14 FPGA 14 Memory and Storage 14 Ethernet Port. 15 RS-232 Port 15 Sync Port 15 IP Address Selector 16 Real-time Clock 16 System Power. 16		
2.3 2.3.1 2.3.2 2.3.3 2.3.4 2.3.5	Multifunction I/O Module 17 Analog Input 17 Analog Output 18 Digital I/O 18 Serial Port 25 I2C Port 27		



2.3.6 2.3.7	MF I/O Module Pinout
2.4 2.4.1 2.4.2 2.4.3	Ports and Controls.39Status LEDs39Reset Button.40Power/Sync/Serial Pinout.40
2.5	UEI-PIO-CASE Enclosures
2.6	Repairing/Upgrading the UEI-PIO-101044
Chapter	3 PowerDNA Installation & Configuration
3.1	Shipment Contents
3.2 3.2.1 3.2.2	Installing PowerDNA Software 45 Installing Software on Windows 45 Installing Software on Linux 47
3.3 3.3.1 3.3.2	Initial Bootup
3.4 3.4.1 3.4.2 3.4.3	Updating IP Address (PowerDNA)
3.5 3.5.1 3.5.2 3.5.3 3.5.4	Updating Firmware55Locating Firmware55Determining Current Firmware Version55Updating Firmware via PowerDNA Explorer.56Updating Firmware via USB and Serial57
3.6 3.6.1 3.6.2	Troubleshooting 60 Troubleshooting System Communication 60 Troubleshooting Communication after Reset 60
3.7 3.7.1 3.7.2 3.7.3	Programming CPU Parameters 62 Connecting to the CPU Module 62 Startup Sequence 62 Serial Interface Commands 63
3.8	Programming the I/O Module
Chapter	4 UEIPAC Installation & Configuration
4.1	Shipment Contents
4.2	Installing UEIPAC Software
4.3 4.3.1 4.3.2 4.3.3	Initial Bootup 69 Connecting via Serial Port 69 Connecting via SSH 69 Interrogating the UEIPAC SoloX System 70
4.4 4.4.1 4.4.2	Updating IP Address (UEIPAC)
4.5	Updating Kernel & Root File System



4.6	Compiling & Running Example Code
Chapter	5 PowerDNA Explorer
5.1	Overview of PowerDNA Explorer
5.2	Launching PowerDNA Explorer
5.3	Connecting to the UEI-PIO-1010
5.4	Displaying CPU Module Diagnostics
5.5	Obtaining a Hardware Report
5.6 5.6.1 5.6.2 5.6.3 5.6.4 5.6.5 5.6.6 5.6.7 5.6.8 5.6.9 5.6.10	Viewing I/O Boards78Interacting with I/O Boards79Displaying the Pinout for I/O Boards79Analog Input79Analog Output81Industrial Digital Input83Industrial Digital Output84RS-232/422/485 Port87I2C Port.89Counter/Timer.93Logic-Level DIO97
5.7	Setting Timeouts
Chapter	6 Programming with the High-level API
6.1	About the High-level API
6.2	Example Code
6.3	Create a Session
6.4	Assemble the Resource String
6.5	Configure the Timing
6.6	Start the Session
6.7 6.7.1 6.7.2 6.7.3 6.7.4 6.7.5	Analog Input Session.106Add Input Channels106Enable Voltage Divider107Add Timestamp.107Configure Moving Average107Read Data.107
6.8 6.8.1 6.8.2 6.8.3	Analog Output Session108Configure Output Channels108Write Data108Read Diagnostic Data109
6.9 6.9.1 6.9.2 6.9.3	Industrial Digital Input Session110Configure Input Channels110Read Data112Read Input Voltages112
6.10 6.10.1 6.10.2	Industrial Digital Output Session 113 Configure Output Channels 113 Write Data 115



6.10.3	Read Output Voltages
6.11 6.11.1 6.11.2	TTL Digital Input Session116Configure Input Port116Read Data116
6.12 6.12.1 6.12.2	TTL Digital Output Session 117 Configure Output Port 117 Write Data 117
6.13 6.13.1 6.13.2 6.13.3 6.13.4	Counter Input Session118Add Input Channels118Route Counter to DIO Pins118Counter Input Modes119Read Count Data120
6.14 6.14.1 6.14.2 6.14.3 6.14.4	Counter Output Session121Add Output Channels121Route Counter to DIO Pins121Counter Output Modes121Write Output Parameters121
6.15 6.15.1 6.15.2	Diagnostics Session123Add Input Channels123Read Data124
6.16 6.16.1 6.16.2 6.16.3	Serial Port Session125Configure the Port.125Read Data.127Write Data.127
6.17 6.17.1 6.17.2 6.17.3 6.17.4	I2C Port Session128Configure the Master Module128Configure the Slave Module129Read Data130Write Data132
6.18	Stop the Session
Chapter	7 Programming with the Low-level API
7.1	About the Low-level API
7.2	Example Code
7.3 7.3.1	Data Acquisition Modes 135 Async Events Mode 136
7.4 7.4.1 7.4.2 7.4.3 7.4.4 7.4.5	Point-by-Point API 136 Analog I/O 136 Digital I/O 137 Counters 138 Serial Port 140 I2C Port 142
7.5	Async Events API
7.6 7.6.1	RtDMap API
7.7	RtVMap API (Analog IO)



UEI-PIO-1010 Multifunction Panel I/O Interface v Table of Contents

7.7.1	VMap Tutorial
7.8 7.8.1	RtVMap API (Serial)
7.9 7.9.1	AVMap API
Append A.1 A.2 A.3 A.4	ix A Accessories158MF-101 STP Board and Cable158General Purpose STP Board and Cable161Test Adapter162Power/Sync/Serial Breakout Cable162
Append Networ B.1	ix B k Interface Card Configuration on Windows Configuring an Ethernet Card on Windows 163



List of Figures

Chapter	1 Introduction	. 1
Chapter :	2 System Hardware	11
2-1	Photo of UEI-PIO-1010 Board	.11
2-2	UEI-PIO-1010 in the UEI-PIO-CASE-1 Enclosure	.12
2-3	UEI-PIO-1010 in the UEI-PIO-CASE-2 Enclosure	.12
2-4	Block Diagram of UEI-PIO-1010 CPU Module	.13
2-5	Internal SSD Slots on UEI-PIO-1010 Board	.15
2-6	Block Diagram of UEI-PIO-1010 Analog Input	.17
2-7	Block Diagram of UEI-PIO-1010 Analog Output	.18
2-8	Block Diagram of UEI-PIO-1010 Industrial Digital I/O	.19
2-9	Simplified Circuit Diagram of an Industrial DIO Channel	.20
2-10	Typical PWM Soft Start cycle	.21
2-11	PWM Push/Pull Output Modes	.21
2-12	Internal Structure of UEI-PIO-1010 Counter	.23
2-13	Block Diagram of UEI-PIO-1010 Serial Port	25
2-14	Example of Serial Transaction	26
2-15	Major Frame with Variable-length Minor Frames	27
2-16	Block Diagram of UEI-PIO-1010 I2C Port	28
2-17	I2C Master Writing Two Bytes(7-bit Address)	28
2-18	I2C Master Reading Two Bytes(7-bit Address)	28
2-10	Slave Bx Data Format	30
2-20	Pinout Diagram for LIEI-PIO-1010	32
2-21	Analog Input Wiring	34
2-21	Improner Analog Input Wiring	35
2-22	Industrial Digital Output Wiring	36
2-20	RS-232 Wiring	37
2-24	RS-422 and RS-485 Full Dupley Wiring	37
2-20	RS-422 and RS-485 Full Duplex Wiring	38
2-20	I2C Wiring	38
2-21	LIEL-PIO-1010 Ports and Controls (Shown in Ontional Case)	30
2-20	IELPIO-1010 (in Ontional Case) Status LEDs	30
2-23	Power/Sync/Serial Pinout	10
2-30	LIEL DIO CASE 1 Enclosure Technical Drawing	40
2-01	LIEL PIO CASE 2 Enclosure Technical Drawing	12
2-52		40
Chapter	3 PowerDNA Installation & Configuration	45
3-1	UEI Software USB Drive	.45
3-2	PowerDNA Installer: Welcome Screen	.46
3-3	PowerDNA Installer: Choose Setup Type	.46
3-4	Initial Screen of PowerDNA Explorer (DNR-12-1G IOM shown)	.48
3-5	View Address Ranges	.48
3-6	Address Ranges Window	.49
3-7	Edit Address Range Dialog	.49
3-8	Serial Readout upon Bootup	.50
3-9	Hex Switch "00" Position	.52
3-10	Hex Switch "C2" Position	.52
3-11	Verifying IP Selector Switches via Serial Port	.53
3-12	Using PowerDNA Explorer to Change IP Address	.54
3-13	Displaying the Version of Your Firmware	.55
3-14	Update Firmware Menu Item	.56
3-15	Firmware Update Progress Dialog Box	.57



3-16 3-17	Show Interfaces Show Interface Parameters	.61 .61
Chapter	4 UEIPAC Installation & Configuration	68
4-1	UEI Software USB Drive	.68
4-2	Hex Switch "00" Position	73
4-3	Hex Switch "C2" Position	73
Chantor	5 PowerDNA Explorer	75
5_1		76
5-2	Example of a Hardware Report	77
5-2 5-3	Viewing Installed I/O Boards	78
5-4	Example of a Wiring Diagram Display	79
5- 1 5-5	Power DNA Explorer Al Tab	81
5-6	Power DNA Explorer AO Tab. Output Subtab	.01
5-7	Power DNA Explorer AO Tab, Guardian Subtab	83
5-8	Power DNA Explorer DI Tab	.00
5-9	Power DNA Explorer DO Tab. PWM Subtab	85
5-10	Power DNA Explorer DO Tab. Output Subtab	86
5-11	Power DNA Explorer Serial Tab. Configuration Subtab	.88
5-12	Power DNA Explorer Serial Tab. Send/Receive Subtab	89
5-13	Power DNA Explorer I2C Tab. Configuration Subtab	.90
5-14	Write Slave FIFO Command.	.91
5-15	Read Command	.91
5-16	Write Command	.92
5-17	Setup Address for Temperature Sensor	.92
5-18	Send Command to Read Temperature Sensor	.93
5-19	PowerDNA Explorer CT Panel, Quadrature Mode	.94
5-20	PowerDNA Explorer CT Panel, Bin Counter Mode	.95
5-21	PowerDNA Explorer CT Tab, PWM Output Mode	.96
5-22	PowerDNA Explorer CT Tab, Frequency Mode	.97
5-23	PowerDNA Explorer TTL Tab, Configuration Subtab	.98
5-24	PowerDNA Explorer TTL Tab, Input Subab	.99
5-25	PowerDNA Explorer TTL Tab, Output Subtab1	00
5-26	PowerDNA Explorer Timeout Preferences1	01
Chapter	6 Programming with the High-level API1	02
Chapter	7 Programming with the Low-level API1	34
Δnnondi	x A Accessories 1	58
	Photo of DNA-STP-ME-101 screw terminal board with DNA-CBI -ME-1M cable 1	58
Δ_2	DNA-STP-MF-101 Pinout	60
A-3	Pinout and Photo of DNA-STP-62 Screw Terminal Panel	61
A-4	Pinout and Photo of CBL-PIO-DBG cable	62
• • • • • • • • • • • • • •		02
Appendi	X D Natwork Interface Card Configuration on Windows	63
	Control Dopol Window	03
ו-ם ב י	Notwork and Sharing Contor Window	03 64
D-2 B 3	Network Connections Window	04 67
B-3 R_1	Fthernet Pronerties Window	04 6/
B-5	Internet Protocol Version 4 (TCP/IPv/4) Window	65
		00



List of Tables

Chapter	1 Introduction	. 1
1-1	Analog Input Specifications	6
1-2	Analog Output Specifications	7
1-3	Industrial Digital I/O Specifications	8
1-4	TTL Digital I/O Specifications	8
1-5	Counter/Timer Specifications	9
1-6	RS-232/422/485 Port Specifications	9
1-7	I2C Port Specifications	9
1-8	Processor/System Specifications	.10
1-9	Environmental Specifications	.10
1-10	General Specifications	.10
Chapter	2 System Hardware	11
2-1	Memory and Storage Components in the UEI-PIO-1010	.14
2-2	UEI-PIO-1010 Counter Registers	.24
2-3	I2C Bus Conditions	.30
2-4	Analog I/O Pin Descriptions	.33
2-5	Industrial Digital I/O Pin Descriptions	.33
2-6	Logic-level Digital I/O Pin Descriptions	.33
2-7	UEI-PIO-1010 Ports and Controls	.39
2-8	UEI-PIO-1010 LEDs	.40
2-9	UEI-PIO-1010 Power/Sync/Serial Pins	.40
Chapter	3 PowerDNA Installation & Configuration	45
3-1	Memory Map for SoloX CPU	.62
Chapter	4 UEIPAC Installation & Configuration	68
•		
Chanter	5 PowerDNA Explorer	75
Chapter 5-1	5 PowerDNA Explorer	75 .76
Chapter 5-1 Chapter	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API 	75 .76
Chapter 5-1 Chapter 6-1	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API 	75 .76
Chapter 5-1 Chapter 6-1 6-2	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) 	75 .76 02 05
Chapter 5-1 Chapter 6-1 6-2 6-3	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers 	75 .76 1 02 105 106
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration 	75 .76 1 02 105 106 123
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration High-level API for Master Port Configuration 	75 .76 02 05 06 23 25
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration High-level API for Master Port Configuration High-level API for Slave Port Configuration 	75 .76 02 05 06 23 25 28 29
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration High-level API for Master Port Configuration High-level API for Slave Port Configuration Aragramming with the Low level API 	75 .76 02 05 06 23 25 28 29
Chapter 5-1 Chapter 6-2 6-3 6-4 6-5 6-6 Chapter 7 1	 5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration High-level API for Master Port Configuration High-level API for Slave Port Configuration 7 Programming with the Low-level API Analog Modes Supported by Low level API 	75 .76 0 5 06 23 25 28 29 34
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Diagnostic Channel Numbers 7 High-level API for Slave Port Configuration 7 Programming with the Low-level API 7 DAQ Modes supported by Low-level API 7	75 .76 02 05 06 23 25 28 29 34 35
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7 3	 5 PowerDNA Explorer CPU Module Settings Panel	75 .76 02 05 06 23 25 28 29 34 35 36 37
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Diagnostic Channel Numbers 7 High-level API for Slave Port Configuration 7 Programming with the Low-level API 7 DAQ Modes supported by Low-level API 7 Low-level Analog I/O API 7 Low-level Digital I/O API 7 Low-level Digital I/O API 7	75 .76 02 05 06 23 25 28 29 34 35 36 37
Chapter 5-1 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Analog Input Ranges (Volts) 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 Programming with the Low-level API 7 DAQ Modes supported by Low-level API 7 Low-level Analog I/O API 7 Low-level Digital I/O API 7 Counter Configuration Parametere 7	75 .76 02 05 06 23 25 28 29 34 35 36 37 38
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 High-level API for Slave Port Configuration 7 DAQ Modes supported by Low-level API 7 Downlevel Analog I/O API 7 Low-level Digital I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level API I 10 API I 10 <td>75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138</td>	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 High-level API for Slave Port Configuration 7 DAQ Modes supported by Low-level API 7 Downlevel Analog I/O API 7 Low-level Digital I/O API 7 Low-level Digital I/O API 7 Counter Configuration Parameters 7 Counter Co	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 138
Chapter 5-1 Chapter 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-7	5 PowerDNA Explorer CPU Module Settings Panel	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 138 140
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-0	5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration High-level API for Sater Port Configuration High-level API for Slave Port Configuration Use I Serial Port API Low-level Digital I/O API Low-level Digital I/O API Low-level Serial Port API Serial Port Configuration Parameters Low-level I2C Port API Serial Port Configuration Parameters Low-level I2C Port API	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 138 140 141
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-4	5 PowerDNA Explorer CPU Module Settings Panel 6 Programming with the High-level API DAQ Modes supported by the High-level API Analog Input Ranges (Volts) Diagnostic Channel Numbers High-level API for Serial Port Configuration High-level API for Sater Port Configuration High-level API for Slave Port Configuration Programming with the Low-level API DAQ Modes supported by Low-level API DAQ Modes supported by Low-level API DAQ Modes supported by Low-level API Low-level Digital I/O API Low-level Digital I/O API Counter Configuration Parameters Low-level Serial Port API Serial Port Configuration Parameters Low-level I2C Port API Serial Port Configuration Parameters Low-level I2C Port API Parameters Dow-level I2C Port API	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 140 141 142
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-4	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Analog Input Ranges (Volts) 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 High-level API for Slave Port Configuration 7 Programming with the Low-level API 7 DAQ Modes supported by Low-level API 7 DAQ Modes supported by Low-level API 7 DAQ Modes supported by Low-level API 7 Dow-level Analog I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Serial Port API 7 Serial Port Configuration Parameters 7 Low-level I2C Port API 7 Low-level I2C Port API 7 Low-level Approxemeters 7 Low-level Apreters 7 <	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 140 141 142 143
Chapter 5-1 Chapter 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-11 7-2	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Analog Input Ranges (Volts) 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 High-level API for Slave Port Configuration 7 DAQ Modes supported by Low-level API 7 Dow-level Analog I/O API 7 Low-level Digital I/O API 7 Low-level Digital I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Serial Port API 7 Serial Port Configuration Parameters 7 Low-level I2C Port API 7 I2C Configuration Parameters 7 Low-level Asynchronous Events API 7 Date Port Configuration Parameters 7 Date Port Api 7 Date Port Api 7	75 .76 .02 .05 .06 .23 .25 .28 .29 .34 .35 .36 .37 .38 .38 .40 .41 .42 .43 .44
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-11 7-12 7-12	5 PowerDNA Explorer CPU Module Settings Panel. 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Analog Input Ranges (Volts) 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 High-level API for Slave Port Configuration 7 Programming with the Low-level API 7 DAQ Modes supported by Low-level API 7 DAQ Modes supported by Low-level API 7 DAQ Modes supported by Low-level API 7 Dow-level Analog I/O API 7 Low-level Digital I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Digital I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Serial Port API 7 Serial Port Configuration Parameters 7 Low-level I2C Port API 7 I2C Configuration Parameters 7	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 138 138 140 141 142 143 144 145
Chapter 5-1 Chapter 6-1 6-2 6-3 6-4 6-5 6-6 Chapter 7-1 7-2 7-3 7-4 7-5 7-6 7-7 7-8 7-9 7-10 7-11 7-12 7-13 7-4	5 PowerDNA Explorer CPU Module Settings Panel 6 6 Programming with the High-level API DAQ Modes supported by the High-level API 7 Diagnostic Channel Numbers 7 High-level API for Serial Port Configuration 7 High-level API for Slave Port Configuration 7 Programming with the Low-level API 7 DAQ Modes supported by Low-level API 7 DAQ Modes supported by Low-level API 7 DAQ Modes supported by Low-level API 7 Dow-level Analog I/O API 7 Low-level Digital I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Digital I/O API 7 Low-level Counter API 7 Counter Configuration Parameters 7 Low-level Serial Port API 7 Serial Port Configuration Parameters 7 Low-level I2C Port API 7 I2C Configuration Parameters 7 Raw Mode Commands 7 Low-level Asynchronous Events API 7 DMap Channels 7 <td>75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 138 138 140 141 142 143 144 145</td>	75 .76 102 105 106 123 125 128 129 134 135 136 137 138 138 138 138 140 141 142 143 144 145



UEI-PIO-1010 Multifunction Panel I/O Interface ix List of Tables

7-15	AVMap Channels1	55
Appendi	ix A Accessories1	58
Appendi	ix B Network Interface Card Configuration on Windows	63



Chapter 1 Introduction

This manual outlines the feature set and use of the UEI-PIO-1010, a fully integrated and compact multifunction I/O system.

The following sections are provided in this chapter:

- Organization of this Manual (Section 1.1)
- Manual Conventions (Section 1.2)
- Related Resources (Section 1.3)
- Before You Begin (Section 1.4)
- UEI-PIO-1010 Features (Section 1.5)
- Technical Specifications (Section 1.6)

1.1 Organization This UEI-PIO-1010 User Manual is organized as follows:

- of this Manual
- Introduction

Chapter 1 summarizes the features and specifications of the UEI-PIO-1010.

- System Hardware Chapter 2 provides an overview of the UEI-PIO-1010 chassis, CPU module, I/O module, and ports.
- **PowerDNA Installation & Configuration** Chapter 3 summarizes the recommended procedures for deploying and configuring the UEI-PIO-1010 as a hosted system.
- **UEIPAC Installation & Configuration** Chapter 4 summarizes the recommended procedures for deploying and
 - configuring the UEI-PIO-1010 as a stand-alone system.
 - **PowerDNA Explorer** Chapter 5 shows how to explore UEI-PIO-1010 features through a GUI-based application.
- **Programming with the High-level API** Chapter 6 describes how to configure the UEI-PIO-1010, read data, and write data with the Framework API.
- Programming with the Low-level API Chapter 7 provides an overview of C commands for configuring and using the UEI-PIO-1010.
- Appendix A Accessories Appendix A provides a list of accessories available for use with the UEI-PIO-1010.
- Network Interface Card Configuration on Windows Appendix B describes procedures for installing and configuring Ethernet cards for use with Windows operating systems.



1.2 Manual Conventions

The following conventions are used throughout this manual:



Tips are designed to highlight quick ways to get the job done or to reveal good ideas you might not discover on your own.



CAUTION! advises you of precautions to take to avoid injury, data loss, and damage to your boards or a system crash.

NOTE: Notes alert you to important information.

Typeface	Description	Example
bold	field or button names	Click Scan Network
»	hierarchy to get to a specific menu item	File » New
fixed	source code to be entered verbatim	<pre>session.CleanUp()</pre>
<brackets></brackets>	placeholder for user-defined text	pdna:// <ip address=""></ip>
italics	path to a file or directory	C:\Program Files

1.3 Related Additional documentation is included with the software installation. On Windows, these resources can be found from the desktop by clicking Start » All Programs » UEI

UEI's website includes other user resources such as application notes, FAQs, tutorials, and videos. In particular, the glossary of terms may be helpful when reading through this manual: <u>https://www.ueidaq.com/glossary</u>

Additional questions? Please email UEI Support at <u>uei.support@ametek.com</u> or call 508-921-4600.

1.4 Before You Begin



No Hot Swapping!

Before plugging any I/O connector into the chassis, be sure to remove power from all field wiring. In addition, always turn POWER OFF before performing maintenance on the system.

Failure to observe this warning may cause severe damage to the equipment.



1.5 UEI-PIO-1010 The UEI-PIO-1010 Multifunction Panel I/O Interface is an ideal measurement solution for a variety of automotive, aerospace, and power generation applications. The MF-181 I/O module on the UEI-PIO-1010 is functionally identical to UEI's MF-101 multifunction board. This fully integrated system provides the following I/O channels in a compact and rugged form factor:

- 16 single-ended or 8 fully differential analog inputs
- 2 analog outputs
- 16 industrial digital I/O bits
- 6 TTL digital bits (4 I/O, 1 input, 1 output)
- 2 counter/timers
- 1 RS-232/422/485 port
- 1 I²C port

System features include:

- 4.5" x 8.5" x 0.75" size fits easily behind an instrument panel
- Two additional IO slots that are hardware and software compatible with UEI's DNA series IO boards for Cube chassis. The optional UEI-PIO-CASE-2 enclosure provides access to the IO boards.
- Standard Ethernet interface
- IEEE-1588/PTP and 1PPS synchronization
- Reliable operation in extreme environments
- Complete Windows, Linux, and RTOS software support
- Fully compatible with UeiDaq Framework (high-level) and Low-level APIs
- PC-based or standalone/embedded controller operation
- Hex switches allow selection of IP address without a PC

1.5.1 Analog Input

alog Input The UEI-PIO-1010 is equipped with 16 independently configurable analog input channels and an 18-bit A/D converter. Inputs are buffered to eliminate multiplexer-based settling time issues. Each channel supports a sampling rate of up to 2000 samples/s (32 kS/s aggregate), and channels can be paired to measure in differential mode.

The board offers software-selectable A/D ranges between ± 0.156 V to ± 80 V. The upper end eliminates the need for external signal conditioning, while the lower end allows for precise measurements down to 1.19 microvolts resolution.

To improve noise immunity, an Embedded Averaging engine automatically acquires as many samples as possible for the given gain/speed and calculates the average.

1.5.2 Analog Output Two 16-bit analog output channels are independently configurable as either voltage output or current output. Users may choose among software selectable ranges up to ±10 V or current ranges 0-20 mA, 4-20 mA or -1 to 22 mA.



1.5.3	Digital I/O	The UEI-PIO-1010 includes 16 channels of industrial digital I/O and 6 channels
		of logic-level I/O (4 configurable as input or output in pairs, 1 input, and 1
		output).

1.5.3.1 Industrial Bits The industrial digital I/O subsystem operates across a wide range, from 0 V to 55 VDC. Each industrial bit is independently configurable as either input or output. Voltage is supplied in groups of 4 bits (up to 4 different VCCs across 16 bits).

Inputs: Each input is sensed with a dedicated 200 kHz A/D converter. High and low thresholds are therefore programmable and state changes can be detected with 5 microsecond resolution. Programmable pull up/down resistors allow inputs to monitor contacts connected to a supply voltage or ground. In the absence of an external supply voltage, the lines are weakly pulled up to an internal 60 V supply (via a 2 M Ω resistor); this ensures that inputs allow the full 0-55 V range, but can be easily overdriven by an external source.

Outputs: Each output may be configured as either current sourcing (connect output to Vcc) or sinking (connect output to Gnd). Outputs are rated for continuous operation at 500 mA with an output voltage drop of less than 600 mV. Each channel is protected with a 1.25 A fast-blow fuse.

Industrial digital outputs are equipped with an optional pulse-width modulated (PWM) "soft-start" or "soft-stop" feature. This allows power to be applied/ removed gradually, greatly increasing the reliability of devices like incandescent bulbs where thermal shock reduces life expectancy. The 'soft-start" parameters are selectable on a per-channel basis.

PWM can also be configured to run continuously for low speed, high voltage/ current applications. The board supports pulse-width resolution up to 16-bits and frequency up to 10 kHz.

- **1.5.3.2** TTL BitsA total of 6 logic-level channels are provided: four channels are configurable as
input or output in pairs, one is a dedicated input, and one is a dedicated output.
Outputs use 5 V logic, but inputs are compatible with either 2.5 V, 3.3 V, or 5 V.
- **1.5.3.3 Counters** Two 32-bit counters perform up/down counting. Several flexible modes are available including event counting, pulse-width/period measurements, and quadrature encoding. Counter inputs and outputs can be routed to your choice of industrial DIO or TTL DIO pins.
- **1.5.4 Communication** Two serial communication ports round out the board's capabilities: one meets **Ports** RS-232/422/485 standards and the other is designed for I²C.
- **1.5.4.1RS-232/422/**
485The serial port is software configurable to RS-232, 422, or 485. The on-board
UART supports programmable baud rates from 300 baud to 2 Mbaud, character
width, parity, and stop bits.
- **1.5.4.2** I²C The I²C port is fully compliant with UM10204. The port may be configured as either a Master, Slave, or Bus Monitor running at either Standard, Fast, or Fast+, or a custom rate from 2 kHz to 100 kHz. SDA and SCL pins are pulled up to +5V TTL with built-in 4.99 kΩ resistors



1.5.5	Guardian	The UEI-PIO-1010 includes the following built-in diagnostic features:	
	Diagnostics	• Analog Inputs - monitor PGA and report out-of-range error with every data sample	
		• Analog Outputs - monitor output voltage, supply voltage, and tempera- ture on each channel and timestamp the start of each scan	
		Industrial Digital Outputs - monitor output voltage and timestamp the start of each scan	
		• I ² C Port - monitor the master using the slave module	
1.5.6	CPU Module	User applications run on a SoloX ARM A9 processor at a clock speed of 1 GHz. Memory/storage includes 1 GByte of RAM, 8 GByte of eMMC FLASH, a USB slot, and slots for optional SSDs.	
1.5.7	Deployment Options	The UEI-PIO-1010 may be configured in PowerDNA, mode, where the chassis operates as a slave to a host PC, or in UEIPAC mode where it operates as a fully stand-alone/embedded/SCADA device. The UEI-PIO-1010 is also available in other deployment options including UEISim, UEI iDDS, UEIModbus and UEIOpcUa.	
1.5.8	Software Support	The UEI-PIO-1010 uses the same libraries and tools as UEI's flagship Cube and Rack systems.	
		In PowerDNA mode, all application code is created and run on the host PC.	
		The host PC controls the device using standard PowerDNA libraries and tools. The PowerDNA software suite supports Windows, Linux, QNX, VXWorks, RTX, and most other popular real-time operating systems. Windows users may use the UeiDaq Framework, which provides a simple and complete software interface to all popular programming languages and DAQ applications (e.g., LabVIEW, MATLAB). All software includes example programs that make it easy to cut-and-paste the I/O software into your applications.	
		The host PC controls the device using standard PowerDNA libraries and tools. The PowerDNA software suite supports Windows, Linux, QNX, VXWorks, RTX, and most other popular real-time operating systems. Windows users may use the UeiDaq Framework, which provides a simple and complete software interface to all popular programming languages and DAQ applications (e.g., LabVIEW, MATLAB). All software includes example programs that make it easy to cut-and-paste the I/O software into your applications. In UEIPAC mode , the standard firmware running on a traditional PowerDNA chassis is replaced by a standard Linux operating system. The user then writes the Linux application that runs on the UEI-PIO-1010 hardware.The UEIPAC SDK includes a library dedicated for communicating with UEIPAC hardware and a subset of the hosted PowerDNA API. Low-level PowerDNA example code runs on UEIPAC hardware with minor modifications.	
1.5.9	Isolation & Over-voltage Protection	The host PC controls the device using standard PowerDNA libraries and tools. The PowerDNA software suite supports Windows, Linux, QNX, VXWorks, RTX, and most other popular real-time operating systems. Windows users may use the UeiDaq Framework, which provides a simple and complete software interface to all popular programming languages and DAQ applications (e.g., LabVIEW, MATLAB). All software includes example programs that make it easy to cut-and-paste the I/O software into your applications. In UEIPAC mode, the standard firmware running on a traditional PowerDNA chassis is replaced by a standard Linux operating system. The user then writes the Linux application that runs on the UEI-PIO-1010 hardware.The UEIPAC SDK includes a library dedicated for communicating with UEIPAC hardware and a subset of the hosted PowerDNA API. Low-level PowerDNA example code runs on UEIPAC hardware with minor modifications. The UEI-PIO-1010 offers 350 Vrms of isolation between the I/O connections and the chassis. The analog and digital sections of this board are also isolated.	



- **1.5.11 Accessories** The UEI-PIO-1010 is supported by UEI's DNA-CBL-101 splitter cable and DNA-STP-101 screw terminal panel. The shielded cable runs the digital and analog signals through separate bundles to minimize noise. The STP board includes terminals for all I/O pins, a DB-9 connector for the serial port, and an RJ-11 connector for the I²C port, and a built-in CJC temperature sensor. For those wishing to create their own cables, all connections are through a standard 62-pin "D" connector, allowing OEM users to build custom cabling systems with off-the-shelf components.
- **1.6 Technical** The following tables list the technical specifications for the UEI-PIO-1010 multifunction I/O system. All specifications are for a temperature of 25°C±5°C unless otherwise stated.

1.6.1 Analog Input

Number of channels	16 single-ended or 8 ful	ly differential
Input configuration	Multiplexed	
ADC resolution	18 bits	
Sampling rate	2000 samples/second p	er channel
High voltage mode	Resolution	Accuracy (at 25°C)
±80 V	610 μV	±24 mV
±20 V	153 µV	±6 mV
±5 V	38.1 µV	±2.5 mV
±1.25V	9.54 µV	±700 μV
Input impedance	> 1.13 MΩ Diff / 1565 kg	ΩSE
Input offset current	< 72 µA	
Overvoltage protection	± 100 Vdc	
Low voltage mode	Resolution	Accuracy (at 25°C)
±10 V	76.3 µV	±2.5 mV
±2.5 V	19.1 µV	±300 μV
±0.625 V	4.77 μV	±170 μV
±0.156 V	1.19 µV	±115 μV
Input impedance	> 10 MΩ	
Input offset current	±1 nA max, ±0.5 nA typical	
Overvoltage protection	± 100 Vdc	
Common mode rejection	100 dB typical (differential mode)	
Isolation	350 Vrms (analog in and	d out share one gnd)

Table 1-1 Analog Input Specifications



1.6.2 Analog Output

Table 1-2 Analog Output Specifications

Number of channels	2 channels
Resolution	16-bit resolution
Voltage Output mode	
Voltage output ranges	±10 V, ±5V at ±5 mA
Output accuracy	tempco: 3 ppm/°C typical, 10 ppm/°C max
±10 V	±3 mV
±5 V	±1.5 mV
Output impedance	< 0.1 Ω not including any cables
Current Output mode	
Current outputs	0-20 mA, 4-20 mA, -1-22 mA
Output accuracy	tempco: 3 ppm/°C typical, 10 ppm/°C max
0-20 mA	±3 µA
4-20 mA	±2.6 µA
-1-22 mA	±3.5µA
Maximum load resistance	750 Ω
Update rate	2000 updates/sec max, per channel
Settling time	100 μS to 0.03%
Isolation	350 Vrms (analog in and out share one gnd)



1.6.3 Industrial Digital I/O

Table 1-3 Industrial Digital I/O Specifications

Number of channels	16
I/O direction	independently selectable per bit
Digital Input	
Input range	0-55 VDC
Input high / low voltage	Programmable from 0-55 VDC
Input impedance	> 1.1 MΩ
Input open circuit state	98 kΩ pull-up or pull-down resistors are software enabled.
Input protection	±100 VDC
Input clock rate	200 kHz
Guardian input accuracy	±275 mV (15 ppm/°C)
Input throughput	1 kHz max
Digital Output	
Configurations	Current sink/source, Ground/open, or Vcc/open (Vcc is user provided in banks of 4 bits)
Output drive	500 mA per channel, continuous
Output protection	1.25 Amp fast-blow fuse on each output
Output voltage drop	< 600 mV at 500 mA (Incl std 3' cable)
Output Off impedance	> 1.1 MΩ
Output Off leakage current	< 50 µA (with 55 V input)
Output throughput	1000 updates per second, max
PWM output	0 to 100% in 0.0015% increments (16-bit resolution)
PWM cycle rate	up to 10 kHz

1.6.4 TTL Digital I/O

Table 1-4 TTL Digital I/O Specifications

Number of channels	6 bits
I/O direction	4 bits selectable in groups of 2 1 bit input, 1 bit output
Logic level	5 V logic



1.6.5 Counter/Timer

-	
Number of counters	2
Resolution	32 bits
	66 MHz for internal input clock
Max frequency	16.5 MHz for external input clock
	33 MHz for outputs
Min frequency	no lower limit
	Initial accuracy: ±10 ppm
Internal 66 MHz timebase	Temp drift: ±15 ppm over full temp range
	Time drift: ±5 ppm year one, then lower
Dulas width (period secures)	2 internal clock cycles (30 ns) on one or multiple
Pulse-width/period accuracy	periods
External gate/trigger inputs	1 per counter, programmable polarity

Table 1-5 Counter/Timer Specifications

1.6.6 Serial Port

Table 1-6 RS-232/422/485 Port Specifications

Number of Ports	1 port
Configuration	software selectable RS-232, 422 or 485
Max baud rate	RS-232: 256 kb/s, RS-422/485: 2 Mb/s
Baud rate selection	300 to 2 Mbaud, 0.01% or better accuracy
RS-232/485 transceiver	MAX3160E with fail-safe RS-485 RX term
FIFO size	2048-word TX, 2048-word RX

1.6.7 I²C Port

Table 1-7 I²C Port Specifications

Number of Ports	1 port
Configuration	Master, Slave or Bus Monitor capability
Interface specification	Complies with UM10204
Max SCL speed	1 Mbit/S (compliant with SM: 100kb, FM: 400 kb and FM+: 1Mb
Logic Level	5V
Baud rate base clock	66 MHz, 24 MHz or PLL Based
FIFO size	Master Mode: 1024/1024 input/output Slave Mode: 512/512 input/output



1.6.8 Processor/ System

Table 1-8 Processor/System Specifications

-	-
CPU	SoloX/i.MX6 series dual core ARM processor
	Cortex A9 core @1GHz
RAM (DDR3)	1 GByte
eMMC Flash memory	8 GByte
Optional calid state hard drive	8, 16, or 64 GB eUSB SSD on 10-pin header
Optional solid-state hard drive	and/or 120 GB SSD on internal M.2 PCIe slot
USB port	Standard USB 2.0
Ethernet port	10/100/1000Base-T, RJ-45 connector
Serial port	RS-232 interface to A9 core via DB-15 socket
Synchronization options	Clock and trigger sync signals via DB-15 socket
Synchronization options	or IEEE-1588 synchronization via Ethernet port
IP address configuration	Two 16-position hex switches
	or configure in software

1.6.9 Environmental

Table 1-9 Environmental Specifications

Electrical Isolation	350 Vrms All analog signals share one ground All digital/communications signals share one ground All analog and digital signals are isolated from the chassis and all other I/O boards
Operating Temp. (tested)	-40 °C to +85 °C
Operating Humidity	95%, non-condensing
*Vibration IEC 60068-2-6 IEC 60068-2-64	5 g, 10-500 Hz, sinusoidal 5 g (rms), 10-500 Hz, broadband random
*Shock IEC 60068-2-27	100 g, 3 ms half sine, 18 shocks @ 6 orientations 30 g, 11 ms half sine, 18 shocks @ 6 orientations
Altitude	70,000 feet, maximum

*Shock and vibration specifications currently undergoing verification testing.

1.6.10 General

Table 1-10 General Specifications

Voltage	9-36 VDC (115/220 VAC adaptor included)
Power Consumption	9 W typical, 12 W max.
Physical Dimensions	8.5" W x 0.75" H x 4.5" D 9.58" W x 0.78" H x 4.72" D (UEI-PIO-CASE-1) 9.58" W x 1.62" H x 5.035" D (UEI-PIO-CASE-2)
Weight	680 g
MTBF	140,000 hours



Chapter 2 System Hardware

This chapter provides the following information about the UEI-PIO-1010 chassis, CPU module, and ports:

- UEI-PIO-1010 Overview (Section 2.1)
- CPU Module (Section 2.2)
- Multifunction I/O Module (Section 2.3)
- Ports and Controls (Section 2.4)
- UEI-PIO-CASE Enclosures (Section 2.5)
- Repairing/Upgrading the UEI-PIO-1010 (Section 2.6)

2.1 UEI-PIO-1010 The UEI-PIO-1010 is a fully integrated Gigabit Ethernet-based data acquisition system with over 40 built-in multifunction I/O channels. The board also contains two slots that can accommodate additional DNA series I/O boards.

The UEI-PIO-1010 system hardware consists of a UEI-PIO-1010 board that can be installed in a compact UEI-PIO-CASE-1 or UEI-PIO-CASE-2 enclosure (both cases are optional). The UEI-PIO-CASE-2 provides access to the additional I/O slots on the UEI-PIO-1010.

As shown in **Figure 2-1**, the UEI-PIO-1010 board combines a SoloX CPU module with a Multifunction I/O module on a single PCB. The UEI-PIO-CASE-1 enclosure is shown in **Figure 2-2** and the UEI-PIO-CASE-2 is shown in **Figure 2-3**.



Figure 2-1 Photo of UEI-PIO-1010 Board

The CPU module contains the i.MX6 SoloX CPU, Ethernet Network Interface Controller (NIC), timing/trigger interface, serial configuration interface, device identification switches, internal power supply, and more. It controls the unit's operations and supervises the activity of the I/O module. Refer to Section 2.2 for more information about the processor and peripheral components.



The Multifunction I/O module supplies analog I/O, digital I/O, counters, an RS-232/422/485 port, an I²C port, and indicator LEDs. Refer to Section 2.3 for more information about the I/O module.



Figure 2-2 UEI-PIO-1010 in the UEI-PIO-CASE-1 Enclosure



Figure 2-3 UEI-PIO-1010 in the UEI-PIO-CASE-2 Enclosure



2.2 CPU Module This section describes the major components of the UEI-PIO-1010 CPU module. These components are shown in the functional block diagram in Figure 2-4.



Figure 2-4 Block Diagram of UEI-PIO-1010 CPU Module



2.2.1	CPU Processor	The CPU module centers around an NXP i.MX6 SoloX processor, which is a low-power, dual-core ARM® processor featuring the Cortex®-A9 core.	
		The Cortex®-A9 core runs at a maximum of 1 GHz. The powerful A9 core is used for executing PowerDNA firmware or available for user programs in UEIPAC mode.	
2.2.2	FPGA	The CPU module uses the Altera / Intel® MAX® 10 FPGA to communicate with the I/O module via the 32-bit 66 MHz bus.	

2.2.3 Memory and Table 2-1 lists the memory and storage available on the UEI-PIO-1010. **Storage**

ltem	Description		
RAM (DDR3)	1 GB of SDRAM		
eMMC Flash	8 GB flash		
	 UEIPAC deployments: Stores Linux kernel¹, root file system¹, and/or user application. 		
	PowerDNA deployments: Not user-accessible		
QSPI Boot Flash	16 MB of flash		
	• UEIPAC deployments: Stores U-boot image, UEI environment variables, & UEI initialization values (not for user application storage).		
	 PowerDNA deployments: Stores U-boot image, UEI environment vari- ables, UEI initialization values, μC/OS firmware. 		
Solid State Hard Drive	• UEIPAC deployments: Optional internal SSDs available as an add-on purchase (See Figure 2-5 for installation locations.):		
	• 8, 16, or 64 GB eUSB SSD installed on 10-pin header		
	 320 GB NVMe SSD installed on M.2 connector (M-key) 		
	PowerDNA deployments: Not user-accessible		
USB 2.0 Port	• UEIPAC deployments: Supports an external USB drive equipped with a USB type A connector and formatted to FAT, EXT2, EXT3, or EXT4.		
	PowerDNA deployments: Not user-accessible		
Trusted Platform Module (TPM) 2.0	• This dedicated hardware is FIPS 140-2 levels 2/3 certified and provides an industry standard method of locking down the hardware for secure applications. The TPM gives the ability to generate and store cryptographic keys and create a hash of the software and hardware running to create total platform integrity ²		

Table 2-1 Memory and Storage Components in the UEI-PIO-1010

 UEIPAC stand-alone deployments can run from a kernel image and RFS stored on eMMC flash (default), an internal eUSB SSD, or an external USB drive. For configuration instructions, please refer to the "UEIPAC SoloX SDK Manual".
 TPM integration is currently under development. Contact UEI Technical Support for more information.





Figure 2-5 Internal SSD Slots on UEI-PIO-1010 Board

2.2.4 Ethernet Port The NIC port provides communication between the UEI-PIO-1010 and a LAN network via an RJ-45 connector. The port features a Physical Layer transceiver that supports 100BASE-TX and 1000BASE-T Ethernet protocols for implementation of 100/1000 Mbps Ethernet LANs.

The Ethernet connection additionally supports precision clock synchronization and provides IEEE 1588 hardware time stamp support. Refer to the "PowerDNx 1PPS Sync Interface Manual" for more information about synchronization support.

2.2.5 RS-232 Port The 15-pin dSub connector provides access to the A9 core over an RS-232 serial connection. Refer to Section 2.4.3 for pinout. The serial interface can be used to program CPU parameters and read diagnostics. Serial connections run at: 57600 bps, 8 bits, no parity, 1 stop.



UEI's PowerDNA Explorer is a GUI-based application for communicating with the UEI-PIO-1010 system. It can display diagnostic CPU module data, change the IP address, update firmware, and more without going through a serial terminal. See "Chapter 5: PowerDNA Explorer" for more information.

2.2.6 Sync Port The Sync port consists of 2 TTL input lines (CLK and TRIGGER), 2 TTL output lines (CLK and TRIGGER), and isolated ground. Sync lines operate at 3.3V logic levels and are accessed via the 15-pin dSub connector. See Section 2.4.3 for pinout.

The Sync port is used for 1PPS synchronization, which synchronizes multiple systems to an external pulse-per-second reference signal. Two systems may be directly connected together, and larger groups may use UEI's SYNC STP panel to share triggers and clocks among many chassis and systems.

For more information, refer to the "PowerDNx 1PPS Sync Interface Manual," which also describes IEEE-1588 PTP synchronization available through the Ethernet port.



2.2.7	IP Address Selector	The two rotary hex switches on the front panel are for setting the lowest byte of the system's IP address. Refer to "Updating IP Address (PowerDNA)" or "Updating IP Address (UEIPAC)" for instructions on updating the IP address. Units are shipped with address hex switches set to the zero position to use default programmed IP address (192.168.100.2).
2.2.8	Real-time Clock	The real-time clock (RTC) is the system hardware clock, which stores persistent date and time information. The UEI-PIO-1010 uses a Dallis-Maxim DS1390 real-time clock chip with a battery backup (CR1632 coin).
2.2.9	System Power	The UEI-PIO-1010 requires a 9-36 VDC power source connected through the 15-pin dSub (see Section 2.4.3 for pinout).
		An on-board DC/DC converter provides voltages of 1.0 V, 1.2 V, 1.35 V, 1.5 V, 2.5 V, 3.3 V, and 24 V for the logic and CPU. The input voltage (VIn) and all DC/DC output voltages are monitored by 12-bit ADCs within the i.MX6 SoloX processor. You can read out the voltages via PowerDNA Explorer or via the serial interface.



- 2.3 Multifunction I/O Module This section describes the device architecture and hardware of the functional blocks of the UEI-PIO-1010 board's MF-181 I/O module. The following sections are provided in this chapter:
 - Analog Input (Section 2.3.1)
 - Analog Output (Section 2.3.2)
 - Digital I/O (Section 2.3.3)
 - Serial Port (Section 2.3.4)
 - I2C Port (Section 2.3.5)
 - MF I/O Module Pinout (Section 2.3.6)
 - Wiring Guidelines (Section 2.3.7)

Note that the MF-181 I/O module is functionally identical to UEI's MF-101 multifunction board.

2.3.1 Analog Input The UEI-PIO-1010 supports 8 fully differential analog input channels. As shown in Figure 2-6, the input lines are connected to 1/8th voltage dividers (140 k Ω / 1 M Ω) which may be switched on or off. These dividers allow the board to accept input voltages up to +/- 80 V.

Each input is buffered to reduce multiplexer settling time issues and increase accuracy for high impedance sources. A multiplexer passes the inputs one by one into a programmable gain amplifier (PGA). The 18-bit A/D converter samples the multiplexed channel and performs signal averaging for further noise reduction.

If desired, each differential channel may be configured as 2 single-ended channels for a maximum of 16 single-ended channels. In single-ended mode, an on-board multiplexer connects the negative terminal of the differential A/D converter to ground.

The I/O circuitry is optically isolated from the control logic.







August 2024

- **2.3.1.1 Analog Input Diagnostics** The UEI-PIO-1010 monitors the PGA output and reports if the currently sampled channel exceeds the input range. Over-voltage suggests that data for this sample and the next could be invalid.
- **2.3.2 Analog Output** As shown in **Figure 2-7**, the UEI-PIO-1010 is equipped with two analog output channels. Each channel may be independently configured to output either voltage or current through its own dynamic 16-bit D/A converter. All analog input and output channels share the same ground and same reference but are isolated from the control logic. The FPGA writes to both DACs simultaneously and the two output channels are synchronized within 1.5 µs.





2.3.2.1Analog
OutputEach output channel is equipped with a diagnostic 12-bit ADC built into its DAC.
The diagnostic ADC reports DAC overload and has 4 read back channels:

- DAC temperature
- Voltage on AOut
- Voltage on AGnd
- Supply voltage

In voltage output mode, the supply voltage should read approximately 15 V. In current output mode, the supply voltage is dynamically regulated to 4.95 V or ($I_{OUT} \times R_{LOAD}$ + headroom), whichever is greater. The headroom has a minimum value of 2.3 V.

2.3.3 Digital I/O The UEI-PIO-1010 digital subsystem includes 16 industrial I/O channels, 4 TTL I/O channels, a dedicated TTL input, and a dedicated TTL output. Each industrial I/O channel is independently configurable, while TTL I/O channels are configurable in pairs. All digital I/O signals are isolated from the FPGA.



Diagnostics

2.3.3.1 Industrial Figure 2-8 shows a simplified block diagram of the ADC-based digital I/O subsystem. DIO channels may be configured as either input or output.

Inputs are buffered to protect against input loading and simultaneously sampled at 200 kHz by 14-bit A/D converters (one ADC per DIO channel). The control logic compares the ADC voltage to user-defined High and Low thresholds and returns the digital state. Inputs may also be debounced with programmable delays. The source impedance of digital inputs should be 5k Ω or below.

NOTE: While the ADC can technically read in the DIn lines as if they were analog inputs, this is not a recommended use of these channels.



Figure 2-8 Block Diagram of UEI-PIO-1010 Industrial Digital I/O

Outputs are switched by a FET-based circuit (**Figure 2-9**) and require an external DC power supply. Up to 4 different +DVcc's may be supplied to the UEI-PIO-1010 board. Users should ensure that each +DVcc can supply enough current for all four channels it powers, up to 500 mA max/channel.





Figure 2-9 Simplified Circuit Diagram of an Industrial DIO Channel

As illustrated in **Figure 2-9**, each output is set to LOW, HIGH, or OFF by a highside/low-side pair of FETs. When the FPGA writes a 1 on the Dout_HIGH line, the high-side FET turns on and connects the DIO pin to +DVcc (current sourcing). When a 1 is written to the DOut_LOW line, the low-side FET connects the DIO pin to DGnd (current sinking). The control logic prevents both FETs from being on currently. When both high- and low-side FETs are disabled, the pin can be used as a dedicated input.

Each pin's open-circuit state is software programmable to DVcc, Gnd, or DVcc/2. This is achieved by connecting the pin to an internal 98 k Ω pull-up resistor, 98 k Ω pull-down resistor, or both resistors respectively.

NOTE: The industrial digital output channels do NOT include built-in antikickback diodes. If the channel is used to source or sink an inductive load, we recommend connecting an external diode to protect the FETs against induced voltage spikes (see Section 2.3.7.2 for wiring information).

If +DVcc is disconnected, the positive rail is automatically pulled up to an internal +60 V supply by a 2 M Ω resistor. The internal supply prevents accidental floating inputs and allows digital inputs to work properly without a user-supplied +DVcc. A user-supplied +DVcc is only required for digital outputs.



When pulled up to the +60 V supply, an unused DIO pin will have some voltage under 60 V (varies with the number of DO pins driving HIGH). The large 2 M Ω pull-up resistance protects user equipment from this voltage. To set the unused pin to zero, you can add an external 100 k Ω pull-down resistor.



2.3.3.1.1 Pulse Width ModulationThe UEI-PIO-1010 offers built-in pulse width modulation (PWM) on industrial digital outputs. PWM mode, frequency, duty cycle, and push/pull mode are per-channel configurable.

PWM modes include:

- **Continuous PWM** The duty cycle is constant over the entire period of operation. A typical application for this feature is a dimmer for an incandescent indicator light in which the average voltage applied to a bulb is increased or decreased by varying the PWM duty cycle.
- **Soft Start** As shown in **Figure 2-10**, a soft start increases the PWM duty cycle gradually from 0% up to the configured steady-state value. This feature is useful in preventing premature burnout of devices (such as incandescent bulbs) caused by too rapid heating on startup.
- **Soft Stop** Soft stop is the opposite of soft start. The duty cycle decreases gradually down to 0% when the output transitions from HIGH to LOW. The typical application for soft stop mode is a soft start operation that is implemented with inverted logic.



Figure 2-10 Typical PWM Soft Start cycle

A PWM output can be configured to switch one or both FETs in the channel. A break-before-make interval prevents both FETs from being on at the same time, as shown in **Figure 2-11**.



Push and Pull: switch both FETs; break-before-make is visible

Figure 2-11 PWM Push/Pull Output Modes





It is also possible to generate pulse trains using the counters described in Section 2.3.3.3. However, the built-in PWM system is easier to use and therefore recommended for industrial digital outputs.

- **2.3.3.1.2 Digital Output Diagnostics** Because DOut and DIn share the same pin, the board can read-back DOut voltage through the Din ADC. The board does not currently support output current monitoring, but it does provide over-current protection using a 1.25 A fast-blow fuse on each output channel.
- **2.3.3.2 TTL Digital I/O** The TTL bits use 5 V logic levels (an input between 2 V and 5 V is a HIGH, while a voltage below 0.8 V is a LOW). The UEI-PIO-1010 is capable of single read/ write into the registers as well as continuous clock reads and writes. PWM signals can be generated on TTL outputs via the counter subsystem described in Section 2.3.3.
- **2.3.3.3 Counters** Industrial and TTL DIO pins may be routed to two 32-bit counters in order to perform a number of customizable operations including:
 - Timer: count off a user-defined time interval
 - Event Counter: count the number of rising or falling edges on a signal
 - Bin Counter: count the number of pulses in the specified time interval
 - **Pulse-Width/Period:** measure the width of the positive and/or negative parts of the input signal
 - **Timed Pulse Period Measurement:** measure average frequency of incoming pulses over a user-defined time interval
 - **Quadrature Decoder:** measures relative position from a quadrature encoder sensor
 - **PWM Generator:** output a pulse-width-modulated waveform and update its period and duty cycle on the fly

As shown in Figure 2-12, each counter has three lines:

- Input clock (CLKIN): takes in the signal to be measured
- **Output clock (CLKOUT):** drives one or more digital output pins according to the counter's mode of operation
- **Gate/Trigger input (GATE):** takes in a gating signal, start/stop/restart trigger, or the quadrature encoder direction

Both input lines are connected to de-bouncers to eliminate unwanted spikes in the signals. The counter counts up to 2^{32} and can be clocked by either **CLKIN**, a 66 MHz internal base clock, or a divided version of either clock.

NOTE: If the counter is routed to industrial digital inputs, the measurement resolution is limited by the 200 kHz DIn ADC clock rate (e.g., pulse width will be returned in 2.5 µs increments). TTL-level inputs do not use the ADC and can therefore be measured down to 15 ns.



The counter's behavior is defined according to the values of the registers shown in **Figure 2-12** and described in **Table 2-2**. Refer to Chapter 6 and Chapter 7 for information about configuring the counting modes.



Figure 2-12 Internal Structure of UEI-PIO-1010 Counter



Reg	Name	Description
CCR	Counter Control Register	defines the operation mode of the counter and prescaler
CR	Main Counter Register	stores the count; counts upward in all modes except for quadrature decoder mode which allows both up and down counting
CR0	Compare Register 0	defines how long CLKOUT stays low
CR1	Compare Register 1	defines how long CLKOUT stays high
CRH	Capture Register HIGH	used when the counter measures parameters of the CLKIN signal
CRL	Capture Register LOW	used when the counter measures parameters of the CLKIN signal
CTR	Control Register	enables/disables the counter, enables/disables inversion mode for I/O pins and buffered FIFO operation
ICR	Interrupt Mask Register	clears interrupt condition(s) after a CPU processes them
DBC	CLKIN De-bouncing Register	defines number of 66MHz clock cycles for which the Input Clock signal must be stable
DBG	GATE De-bouncing Register	defines number of 66MHz clock cycles for which the Gate signal must be stable
IER	Interrupt Enable Register	enables/disables interrupt generation; 16 interrupt conditions are available
ISR	Interrupt Status Register	reports status of the enabled interrupts
LR	Load Register	stores the initial value from which the counter starts counting
PC	Period Count Register	used when measuring a signal that is too fast to read every period; data from CR is supplied only when measured data has accumulated over N periods
STR	Status Register	reports current status of the counter operation
TBR	Timebase Register	defines the measurement time interval in certain modes

Table 2-2 UEI-PIO-1010 Counter Registers



2.3.4 Serial Port The UEI-PIO-1010 offers a fully isolated serial interface which is softwareconfigurable as RS-232 or RS-485 (half or full-duplex). The board is also compatible with RS-422 networks when used in RS-485 full-duplex mode. A block diagram of the serial subsystem is shown in **Figure 2-13**. A MAX3160E transceiver translates voltage levels on the TX and RX lines to logical 0 and 1. The data stream to/from the MAX3160E is controlled by an emulated UART 16550 serial controller, which reads/writes data from 2048-word FIFOs.



Figure 2-13 Block Diagram of UEI-PIO-1010 Serial Port

The remainder of this section is intended as a review of serial port concepts to supplement the programming chapters.

- **2.3.4.1 Serial Port** A serial port transfers data one bit at a time over a given line. RS-232/422/485 standards define the hardware connection between sender and receiver, such as the number of lines, the wiring scheme, and the signal's electrical characteristics. Please see Section 2.3.7.3 for wiring diagrams.
- 2.3.4.1.1 RS-232 An RS-232 interface provides a bidirectional, full-duplex, serial connection from one transmitter to one receiver over short distances. RS-232 requires three wires: RX, TX, and a common ground. Voltages on TX and RX are bipolar (±5V on the UEI-PIO-1010) and measured relative to the ground wire An example TX signal is shown in Figure 2-14. The EIA/TIA RS-232-C (1969) standard recommends distances of less than 50 feet at signaling rates below 19200 baud; noise becomes a problem as baud rate and line length increase.
- 2.3.4.1.2 RS-422 Overview The RS-422 specification was designed to provide a unidirectional, full-duplex, serial connection from 1 transmitter to up to 10 receivers. RS-422 requires four wires for balanced differential signaling: Rx+, Rx-, Tx+, and Tx-. The MAX3160E transceiver drives outputs at 0 V and 5 V, as shown in Figure 2-14, and reads in voltages up to ±7 V per the specification. The voltage difference between the two +/- wires represents the signal value, rather than the voltage level of just one wire. This approach eliminates a significant amount of noise and permits higher data rates and cable lengths compared to RS-232. While RS-422 was designed to support a multi-drop topology, in practice it is most commonly used as a longdistance substitute for RS-232 point-by-point topologies.


- 2.3.4.1.3 RS-485 Overview
 An RS-485 interface provides a bidirectional serial connection between 32 transmitters and 32 receivers. A twisted wire pair is required for balanced differential signaling: Data+ and Data-. The MAX3160E transceiver transmits data at 0V and 5V and accepts voltages over the required common mode range of -7V to +12V. The user designs the access protocol, which usually involves one "master" device that coordinates one slave device (of 31) to transmit at a time.
- 2.3.4.2 Serial The UART 16550 controller takes characters to be transmitted from a 2048 x 8-bit word TX FIFO and assembles them into UART frames by adding start, parity, stop bits, delays. Received characters are parsed from the frame and stored in a 2048 x 8-bit word RX FIFO.

A typical UART data frame is illustrated in Figure 2-14. The frame consists of:

- Start Bit: Signals that data bits will follow.
- **Data Bits:** Characters are sent LSB first. Default character width is 8 bits but may be reduced to 5, 6, or 7 bits.
- **Parity Bit:** Optional error correction bit that checks whether the number of 1's in the data is odd or even.
- Stop Bit: Sets line to the idle state so that the next Start Bit can be seen.

The serial port on the UEI-PIO-1010 is capable of baud rates up to 256Kbits/s for RS-232 and 2Mbits/s for RS-422/485. This rate includes the start, parity, and stop bits







2.3.4.3 Minor and Major Frames UART frames, as described above, can be grouped together into a minor frame. Minor frames can be assembled into a major frame, and the transmitter can be configured to auto-repeat the major frame. The delays between when the next character, minor frame, and major frame are sent to the TX FIFO are all programmable. This behavior is depicted in **Figure 2-15**.

Minor Frame Minor Frame
UART Frame UART Frame UART Frame UART Frame UART Frame

major frame repeat period

Figure 2-15 Major Frame with Variable-length Minor Frames

- **2.3.4.4 Flow Control** Flow control is useful in situations where the transmitter sends data faster than the receiver process it. The UEI-PIO-1010 serial port supports hardware handshaking in RS-232 mode. The Request to Send (RTS) pin is asserted when the UEI-PIO-1010 is ready to receive data. RTS is de-asserted when the RX FIFO has filled up to a configurable watermark level. Before sending data, the UEI-PIO-1010 checks if the receiver has set the Clear to Send (CTS) pin to a positive voltage level.
- 2.3.4.5 Loop-back Diagnostics When enabled, the loop-back feature connects RX to TX internally and disables external signals from being generated. Software and port settings can then be tested independent of external devices and wiring.
- **2.3.5** I²C Port The UEI-PIO-1010 I²C port is designed to meet UM10204 specification. The port may be configured to run as a Master, Slave, or Bus Monitor.

As shown in **Figure 2-16**, the port includes a master and slave module which are internally connected to the same serial clock line (SCL) and serial data line (SDA). Both SDA and SCL are bidirectional lines which are internally connected

to the positive supply voltage via a 4.99 k Ω termination resistor. When the l²C bus is free, both lines are pulled up to HIGH. The port supports 5 V TTL logic levels.

Please refer to the UM10204 specification for details regarding I²C electrical characteristics and signal timing.





Figure 2-16 Block Diagram of UEI-PIO-1010 I2C Port





Figure 2-17 I²C Master Writing Two Bytes(7-bit Address)



Figure 2-18 I²C Master Reading Two Bytes(7-bit Address)

- 1. The master initiates a data transfer on the bus with a START command (a HIGH to LOW transition on the SDA line while SCL is HIGH).
- 2. The master generates clock pulses to clock the data through the transaction.
- 3. The master issues a 7- or 10-bit address to address a specific slave.

4.	The master	rissues	a R/W bit to	indicate	whethe	r the sla	ave is to	o write dat	ta or
	read data.	It then	relinquishes	the SD	A line to	o listen	for an	acknowle	edge
	(ACK) from	i the sla	ive.						

- **5.** The addressed slave acknowledges its address by pulling the SDA line LOW. If SDA remains HIGH, the request was not acknowledged (NACK).
- 6. If the command was a WRITE, as shown in Figure 2-17, the master serially transmits 8-bit data words to the slave. Each byte is acknowledged by the slave.
- 7. If the command was a READ, as shown in **Figure 2-18**, the master releases the SDA line and allows the slave to transmit an 8-bit data word. The master issues an ACK after each byte until it has received the expected number of bytes. It issues NACK after the last byte.
- 8. When the transfer is complete, the master issues a STOP command (a LOW to HIGH transition on the SDA line while SCL is HIGH). A STOP command can be issued at any time by the master.
- **2.3.5.2 Master Module** I²C masters control the physical I²C bus; masters start and stop a transfer and generate the clock signals on the SCL pin. Each master includes a transmitter that sends data onto the SDA line, plus a receiver that receives data from the SDA line.
- **2.3.5.2.1 Master** The UEI API provides built-in master commands including:

Commands

- TDELAY: Insert a time delay (NOP command).
 - STOP: Stop transaction once bus is available.
 - START+WRITE: Write up to 255 bytes to the slave.
 - START+READ: Read up to 255 bytes from the slave.
- START+WRITE+ReSTART+READ: Write followed immediately by a read without a stop condition in between. Read up to 255 bytes in one command.

In addition to using the built-in commands, users programming with low-level API may assemble raw command sequences and write to the bus with almost unlimited flexibility (see Chapter 7).

2.3.5.2.2 Master Transmitter Transmitter Transmitter Transmitter Transmitter Transmitter Transmitter TX FIFO. The built-in WRITE command packs 3 data bytes into each word. Therefore, after accounting for command-specific words, the master TX FIFO can hold roughly 3000 data bytes.

2.3.5.2.3 Master
ReceiverThe master module stores incoming data from the slave in the 1024 x 9-bit word
master RX FIFO. Each 9-bit word includes the 8-bit data word and a STOP bit in
its MSB. The STOP bit is set for the last word received by the READ command.

Example:

In this example, the master requests 4 bytes of data from the slave TX FIFO (0xaa, 0xbb, 0xcc, 0xdd). This is the output after reading from the master RX FIFO:

Master: received=4 available=0 [0]=aa [1]=bb [2]=cc [3]=1dd



2.3.5.2.4 Multi-Mas	ster The UEI-PIO-1010 master supports Multi-Master mode.
Mode	Multi-master mode is when more than one master can attempt to control the I ² C bus at the same time without corrupting the message. Masters decide which master will own the bus through Arbitration and Clock Synchronization, as per UM10204 specification.

- **2.3.5.3 Slave Module** An I²C slave includes a receiver that reads master commands and data, as well as a transmitter that sends data in response to a master request. Generally the UEI-PIO-1010 slave module is used to emulate a device on the bus for some external master, to test master software, or to monitor bus conditions. The slave may be configured with either a 7-bit or 10-bit address.
- 2.3.5.3.1 Slave Transmitter Upon receiving a WRITE command, the slave transmitter serially outputs data bytes from a 512 x 8-bit word TX FIFO. In addition, users may preload a 32-bit TX data padding register with 4 bytes of data. If the slave TX FIFO is empty, the slave sends the TX register data on repeat until new data is available in the FIFO.

Example:

In this example, the slave TX FIFO contains two data bytes (0xaa and 0xbb) and the slave TX register was loaded with 0x12345678. The master requests 8 bytes and sees the following data in the master RX FIFO:

```
Master: received=8 available=0
[0]=aa [1]=bb [2]=56 [3]=78 [4]=12 [5]=34 [6]=56 [7]=178
```

(As described in Section 2.3.5.2.3, the 1 in front of the last word indicates the end of the read.)

2.3.5.3.2 Slave Receiver Upon receiving a READ command, the slave receiver stores incoming data in a 512 x 12-bit word RX FIFO. By default, each 12-bit word includes the bus condition in the upper 4-bits, as shown in Figure 2-19. The bus condition, as listed in Table 2-3, includes the master command and whether the data or address was acknowledged.



Figure 2-19 Slave Rx Data Format

Value	Description	Bits 70
0	reserved	n/a
1	START transaction	n/a
2	ReSTART transaction	n/a
3	STOP transaction	n/a
4	address was ACK	slave address + R/W bit

Table 2-3 I²C Bus Conditions



Table 2-3 I²C Bus Conditions

Value	Description	Bits 70
5	address was NACK	slave address + R/W bit
6	data was ACK	data
7	data was NACK	data
8	NACK to indicate last byte	last data byte in transaction
9	clock stretching error	n/a

Example:

In this example, the slave address is 0x2A, and it was written with 4 bytes of data (0x01, 0x02, 0x03, 0x04). Here is the output after executing this transaction with UEI's low-level example code.

```
Slave: received=7 available=0
[0]=100 [1]=454 [2]=601 [3]=602 [4]=603 [5]=804 [6]=300
```

The received words break down as follows:

- 100: 1 | 0000000 \rightarrow START | no data
- 454: 4 | 0101010 | 0 \rightarrow ACK | slave address | WRITE command
- 601: 6 | 00000001 \rightarrow ACK | first piece of data
- 602: 6 | 00000010 \rightarrow ACK | 2nd piece of data
- 603: 6 | 00000011 → ACK | 3rd piece of data
- 804: 8 | 00000100 \rightarrow all data received | 4th piece of data
- 300: 3 | 0000000 \rightarrow STOP ~| no data

Suppressing Bus Conditions



The slave can be configured to store only data bytes in order to conserve FIFO space (only supported in low-level API). Here is the output of the previous example when bus conditions are suppressed.

```
Slave: received=4 available=0
[0]=601 [1]=602 [2]=603 [3]=804
```

2.3.5.3.3 Clock Stretching Stretching The UEI-PIO-1010 supports stretching of the clock, as defined in the UM10204 specification. Clock stretching is a procedure used by the slave to delay the next byte of data from transferring immediately. Though the master controls the transaction, the slave has the capability of forcing the master into a wait state by holding the SCL line LOW until ready for another byte of data.

2.3.5.3.4 Slave as a Bus Monitor When the I²C port is running in Master Mode, the slave module may be configured as a Bus Monitor for diagnostic purposes. The Bus Monitor slave does not respond to the master; its purpose is to read all activity on the I²C bus including data and bus conditions (2.3.5.3.2). The received data is stored in the slave module's 512 x 12-bit word RX FIFO.



2.3.5.4 Loop-back Testing Because the board's master and slave modules are always internally connected, master software can be easily tested without needing to connect another slave device. The internal slave module is fully functional (i.e. can send and receive data to the master, ACK, and stretch the clock).

2.3.6 MF I/O Module Figure 2-20 illustrates the pin configuration for the UEI-PIO-1010 multifunction I/O module (MF-181). Connections are made through a standard DB-62 female connector.

Signals are isolated in three groups:

- Analog I/O (in blue): Aln returns on AGnd, AOut 0 returns on AGnd 0, and AOut 1 returns on AGnd 1. Refer to **Table 2-4**.
- Industrial DIO (in red): referenced to DGnd. Refer to **Table 2-5**.
- TTL DIO, I²C, and Serial (in black): referenced to Gnd. Refer to **Table 2-6**.

	<u>21</u>				1 SHIELD
	• • • • • • •	• •		• •	•
42					22
	62				43
Pin	Signal	Pin	Signal	Pin	Signal
1	RTS232/TX485+	22	TX232/TX485-	43	CTS232/RX485
2	I2C SCL	23	Gnd	44	RX232/RX485+
3	I2C SDA	24	+5V-TTL	45	Trig Out
4	DIO-02	25	DGnd	46	Trig In
5	DIO-00	26	DV 0-3	47	DIO-03
6	DIO-06	27	DGnd	48	DIO-01
7	DIO-04	28	DV 4-7	49	DIO-07
8	DIO-10	29	DGnd	50	DIO-05
9	DIO-08	30	DV 8-11	51	DIO-11
10	DIO-14	31	DGnd	52	DIO-09
11	DIO-12	32	DV 12-15	53	DIO-15
12	TTL 0	33	Gnd	54	DIO-13
13	TTL 2	34	Gnd	55	TTL 1
14	AGnd 1	35	AOut 1	56	TTL 3
15	AGnd 0	36	AOut 0	57	Aln 3/1-
16	Aln 1/0-	37	Aln 0/0+	58	Aln 2/1+
17	Aln 5/2-	38	Aln 4/2+	59	AGnd
18	Aln 7/3-	39	Aln 6/3+	60	AGnd
19	Aln 9/4-	40	Aln 8/4+	61	Aln 11/5-
20	Aln 13/6-	41	Aln 12/6+	62	Aln 10/5+
21	Aln 15/7-	42	Aln 14/7+		

Figure 2-20 Pinout Diagram for UEI-PIO-1010

No Hot Swapping!



Before plugging any I/O connector into the Cube or RACKtangle, be sure to remove power from all field wiring. Failure to do so may cause severe damage to the equipment.



UEI's DNA-CBL-MF-1M cable is designed to ensure good noise performance (see Section A.1). If you design your own cables, we recommend separating the three isolated groups (analog I/O, industrial DIO, and TTL-level DIO) using dedicated wiring and shielding.

Table 2-4 Analog I/O Pin Descriptions

	Pin Name	Pin #	Description
_	AGnd	59-60	Ground for analog inputs.
alog In	Aln n/m+	37-42, 58, 62	Single-ended channel n or positive terminal of differential analog input channel m. Ground any unused pins.
Ana	Aln n/m-	16-21, 57, 61	Single-ended channel n or negative terminal of differential analog input channel m. Ground any unused pins.
ut	AOut n	35-36	Signal pin for analog output channel n.
Analog O	AGnd n	14-15	Ground for analog output channel n. AGnd, AGnd 0, and AGnd 1 are internally connected, but AGnd 0/1 are matched to AOut 0/1 respectively on the PCB to minimize noise and voltage drops across the outputs.

Table 2-5 Industrial Digital I/O Pin Descriptions

	Pin Name	Pin #	Description
DIO	DIO-n	4-11, 47-54	Signal pin for FET-based industrial digital I/O channel n.
ustrial	DV n-m	26, 28, 30, 32	User-supplied Vcc for DIO channels n-m. Up to 4 different Vcc's can be supplied to the port in blocks of 4 channels.
Indt	DGnd	25, 27, 29, 31	Ground for industrial DIO port.

Table 2-6	Logic-level	Digital I/O	Pin Descr	iptions
			= ••••	

	Pin Name	Pin #	Description	
0	TTL n	12-13, 55-56	Signal pin for logic-level digital I/O channel n.	
L DI	Trig In	46	An additional TTL input line or as a start trigger for the layer.	
L L	Trig Out	45	An additional TTL output line or to signal that the layer has been started.	
	+5V-TTL	24	Provides a constant +5 V with max output current 20 mA.	
U	I2C SCL	2	Clock line for the I ² C port.	
² (I2C SDA	3	Data line for the I ² C port.	



	Pin Name	Pin #		Description				
			RS-232	RS-422 full duplex	RS-485 half-duplex			
ial	RTS232/TX485+	1	Request to Send (RTS)	Send (Tx+)	Data (+)			
Ser	TX232/TX485-	22	Send (Tx)	Send (Tx-)	Data (-)			
	CTS232/RX485-	43	Clear to Send (CTS)	Receive (Rx-)	n/a			
	RX232/RX485+	44	Receive (Rx)	Receive (Rx+)	n/a			
	Gnd	23, 33-34	Ground for TTL DIO, I ² C, and Serial.					

Table 2-6 Logic-level Digital I/O Pin Descriptions

- 2.3.7 Wiring The following wiring schemes are recommended when connecting external devices to the UEI-PIO-1010. Guidelines
- 2.3.7.1 Analog Input The recommended approach for analog input wiring depends on if the signal source is grounded or floating. Grounded signals are connected to the earth, Wiring such as signal generators or an RTD bridge circuit powered by a desktop power supply. Floating signals are isolated from the earth; examples include thermocouples, batteries, or instruments with isolated outputs. Figure 2-21 shows wiring options for analog input.



Figure 2-21 Analog Input Wiring

2.3.7.1.1 Grounded As shown in Figure 2-21, all grounded signals should have the signal source ground wired directly to AGnd on the UEI-PIO-1010. All AIn pins are measured relative to the same AGnd. In differential mode, the AIn+ and AIn- inputs are referenced to AGnd and then subtracted to remove voltages common to both channels.



Signals

2.3.7.1.2 Floating Signals

Generally speaking, floating differential inputs should have AIn- connected to AGnd via a resistor. If there is no connection to AGnd, the input voltages may float to a value that exceeds the amplifier's common mode range. Improper analog input wring is shown in **Figure 2-22**.



Figure 2-22 Improper Analog Input Wiring

A resistor between 10 k Ω < R < 100 k Ω is small enough to provide a path to ground for input bias current, while large enough to allow AIn- to float relative to the voltage reference. The external resistor may be disregarded if the 1/8th divider is turned ON; this scales down input voltages to be safely within the common mode range.

NOTE: Unused AIn pins should be tied to ground. This can be done internally by enabling the 1/8th divider on unused channels. Disconnected AIn pins will cause the PGA to saturate, which can lead to incorrect readings on subsequent channels in the multiplexer scan list. Other unused pins on the board may be left disconnected.

2.3.7.2 Industrial Digital Output Wiring When using the industrial digital output subsystem, ensure that DVcc is connected to the user's power supply (0-55VDC). A disconnected DVcc will not damage the UEI-PIO-1010 but may cause unexpected digital input readings as the outputs switch ON/OFF.

A load may be wired to the output in any of the following configurations:

- **Push Mode:** UEI-PIO-1010 acts as a switch between DVcc and the output, sourcing current to the load when the switch is on. An example circuit is shown in **Figure 2-23**a.
- **Pull Mode:** UEI-PIO-1010 acts as a switch between the output pin and DGnd, sinking current from the load when the switch is on. An example circuit is shown in **Figure 2-23**b.
- **Push-Pull Mode:** UEI-PIO-1010 connects the output to either DVcc or DGnd, never both at the same time. An example dual-channel circuit is shown in **Figure 2-23**c. Current flows through the solenoid when one channel is set HIGH and the other channel is set LOW. The current is easily reversed by inverting the outputs.

Note that the diagrams in **Figure 2-23** include an optional external antikickback/fly-back diode. UEI recommends adding the diode when driving inductive loads such as relays or solenoids. Without the diode, a large voltage spike can occur across the inductive load when its supply current is suddenly shut off, potentially damaging the FET switch inside the UEI-PIO-1010. The antikickback diode provides an alternate path for the current and clamps the voltage spike to a safe value.



The diode in Push Mode or Pull Mode can be a general purpose diode rated to handle the steady-state current through the inductor and the desired switching speed. Connect the Push Mode or Pull Mode diode parallel to the load.

In Push-Pull Mode, we suggest using a bidirectional transient-voltagesuppression (TVS) diode such as the P6KE68CA. Connect the TVS diode from the FET line to Gnd.



c.) Push-Pull Mode

Figure 2-23 Industrial Digital Output Wiring



- **2.3.7.3 Serial Port** The UEI-PIO-1010 multifunction I/O module may be wired according to either the RS-232, RS-422, or RS-485 standards.
- 2.3.7.3.1 RS-232 In Figure 2-24, the UEI-PIO-1010 is wired to an external RS-232 device with optional CTS and RTS lines for flow control. All lines are measured relative to Gnd.



Figure 2-24 RS-232 Wiring

2.3.7.3.2 RS-422/485 Full Duplex Ful

As usual, Gnd should be connected to the reference of each external device.



Figure 2-25 RS-422 and RS-485 Full Duplex Wiring

2.3.7.3.3 RS-422/485 Half Duplex Figure 2-26 shows the wiring for a RS-485 half-duplex network. In RS-485 halfduplex mode, the Rx+ and Rx- pins on the UEI-PIO-1010 are left open because Tx and Rx are connected internally. If an external device on the network does not have an internal Tx/Rx connection, Tx+ should be wired to Rx+ and Txwired to Rx-. This external Tx/Rx wiring is not required on the UEI-PIO-1010. As with full-duplex mode, the wire pair should be twisted together and termination resistors added as needed.







2.3.7.4 I²C Port Wiring Figure 2-27 shows an example I²C network with external $2 k\Omega$ pull-up resistors. The external pull-up resistors are optional depending on your application. At low baud rates, the built-in 4.99 k Ω resistors in the UEI-PIO-1010 are typically strong enough to restore the signal to logical HIGH before the line is driven LOW.

At fast baud rates (i.e., 400 kbaud and 1 Mbaud), we recommend adding external pull-up resistors to the far ends of the cable. The resistors connect between each signal line and +5V TTL as shown in **Figure 2-27**. The choice of resistor is application-specific and depends on factors such as the cable length and the total bus capacitance. A lower resistance value increases the rise speed but also increases power consumption.







2.4 Ports and Controls The UEI-PIO-1010 front panel is shown in Figure 2-28 and described in Table 2-7. The case is optional and sold separately as UEI-PIO-CASE-1. A second optional case, UEI-PIO-CASE-2, provides access to the additional I/O slots on the UEI-PIO-1010.



Figure 2-28 UEI-PIO-1010 Ports and Controls (Shown in Optional Case)

No.	Description	Refer to
Α	Status LEDs	Section 2.4.1
В	62-pin dSub for accessing I/O channels	Section 2.3.6 (pinout) Section 2.3.7 (wiring guidelines)
С	Two hex switches for IP address selection	Section 2.2.7
D	USB 2.0 port	Section 2.2.3
E	Reset button	Section 2.4.2
F	15-pin dSub for Power In, Sync I/O, and Serial	Section 2.4.3
G	RJ-45 connector for Ethernet port	Section 2.2.4

Table 2-7 UEI-PIO-1010 Ports and Controls

2.4.1 Status LEDs Status LEDs are labeled in Figure 2-29 and described in Table 2-8.



Figure 2-29 UEI-PIO-1010 (in Optional Case) Status LEDs

	-	•	-		
© Copyright 2024 United Electronic Industries, Inc.	August 2024				www.ueidaq.com 508.921.4600

Table 2-8 UEI-PIO-1010 LEDs

LED Name	Description	
PWR	Board is powered up and ready.	
I/O STS	 OFF: I/O module is in configuration mode (e.g. configuring channels, running in Point-by-Point mode) ON: I/O module is in operation mode (e.g. running in DMap or VMap mode) 	
NIC LEDS LEFT LED: Solid Green with active connection RIGHT LED: Blinking Green for 1000-Base-T activity or Blinking Green for 1000-Base-T activity		

2.4.2 Reset Button The reset button reboots the unit when held in for 2 seconds or more.

2.4.3 Power/Sync/ The pinout for the DB-15 female connector is shown in Figure 2-30 and described in Table 2-9.



Plug the DB-15 connector into the UEI-PIO-1010 before plugging the power supply into the wall outlet. If you accidentally plug in the DB-15 when the power supply is on, you may see a spark at the connector. This is normal and will not impact operation of the unit.

		5	1	SHIE 6	LD
Pin	Signal	Pin	Signal	Pin	Signal
1	+Vin	6	+Vin	11	+Vin
2	Gnd	7	+Vin	12	Gnd
3	RX-232	8	Gnd	13	Gnd
4	Sync In 2	9	TX-232	14	Sync Out 2
5	Sync Gnd	10	Sync In 1	15	Sync Out 1

Figure 2-30 Power/Sync/Serial Pinout

Pin Name	Description	Refer to Section	
+Vin	Power in, 9-36 VDC	Section 2.2.9	
Gnd	Return for +Vin, RX-232, and TX-232		



Pin Name	Description	Refer to Section	
RX-232	Serial port RX	Section 2.2.5	
TX-232	Serial port TX		
Sync In Sync port inputs			
Sync Out	Sync port outputs	Section 2.2.6	
Sync Gnd	Return for Sync In and Sync Out		

Table 2-9 UEI-PIO-1010 Power/Sync/Serial Pins



2.5 UEI-PIO-CASE Enclosures The optional case enclosures for the UEI-PIO-1010 are rigid, shielded, mechanical structures designed to protect the UEI-PIO-1010 board. They are constructed of heavy-duty 0.062" thick 5052-H32 brushed aluminum. The housing mounts easily on a flat horizontal or vertical surface using screws or bolts.

The UEI-PIO-CASE-1 (**Figure 2-31**) provides access to the Multifunction IO and SoloX modules. The enclosure measures 9.58" W x 4.785" D x 0.9" H.

The UEI-PIO-CASE-2 (**Figure 2-32**) provides two additional slots that allow connection to DNA IO boards that can be installed on the UEI-PIO-1010. The enclosure for the UEI-PIO-CASE-2 measures 9.58" W x 5.035" D x 1.62" H.



Figure 2-31 UEI-PIO-CASE-1 Enclosure Technical Drawing





Figure 2-32 UEI-PIO-CASE-2 Enclosure Technical Drawing



2.6 Repairing/ Upgrading the UEI-PIO-1010

UEI-PIO-1010 systems come from the factory calibrated and pre-configured with UEI drivers loaded in memory.

If you encounter a problem with your UEI-PIO-1010, note that boards are designed for field replacement and are not suited for field repairs.

If you want to remove and replace individual boards or other system modules, you can do that in the field once you power down your system.

No Hot Swapping



Always turn POWER OFF before performing maintenance on a UEI system. Failure to observe this warning may result in damage to the equipment and possible injury to personnel.

If you want to enhance, repair, or otherwise modify a specific board, you must send the board back to the factory or to your local distributor.

This process requires that you request an RMA number from UEI before shipping. To do so, contact support@ueidaq.com and provide the following information:

- 1. Model Number of the unit, (e.g., UEI-PIO-1010)
- 2. Serial Number of the unit
- 3. Reason for return, (e.g., faulty channel, needs calibration, etc.)

UEI will process the request and issue an RMA number.



Chapter 3 PowerDNA Installation & Configuration

This chapter provides the following getting started instructions for deploying a UEI-PIO-1010 in PowerDNA hosted mode:

- Shipment Contents (Section 3.1)
- Installing PowerDNA Software (Section 3.2)
- Initial Bootup (Section 3.3)
- Updating IP Address (PowerDNA) (Section 3.4)
- Updating Firmware (Section 3.5)
- Troubleshooting (Section 3.6)
- Programming CPU Parameters (Section 3.7)
- Programming the I/O Module (Section 3.8)
- **NOTE:** If you purchased the UEIPAC version of the PIO-1010, refer to Chapter 4 for installation procedures.
- **3.1 Shipment** The contents of the shipping package for a standard UEI-PIO-1010 system include the following:
 - PIO-1010 board.
 - Removable USB media containing PowerDNA/DNR software



Figure 3-1 UEI Software USB Drive

3.2 Installing This section describes how to load the PowerDNA software suite onto a Windows- or Linux-based computer (i.e. host PC) and run some initial tests. Software

3.2.1 Installing Software on Windows The PowerDNA USB provides one installer that combines the UEI low-level driver and UEIDAQ Framework.



Be sure to install third-party applications (such as LabVIEW, MATLAB, or Visual Studio) *before* installing the PowerDNA Software Suite. The installer automatically searches for third-party IDE and testing suites, and adds them as tools to the suites found.



To install PowerDNA software, do the following:

STEP 1: Insert the provided UEI Software USB Drive (Figure 3-1) into your host PC.

Alternatively, you may download the latest software suite from <u>www.ueidaq.com/downloads</u>.

Launch the PowerDNA Software Suite installer as an administrator (Right-click *setup.exe* -> Run As Administrator).

The PowerDNA Welcome screen should appear:

🔀 PowerDNA Software Suite (6-	4-bits) 5.0.0.5					×
The High-Performance Alternative"	Welcon Softwa 5.0.0.5 The installer v PowerDNA So	me to t are Suit 5 instal will guide you t ftware Suite (6	he Pov te (64- lation rough the sta 4-bits) on you	werl -bits	DNA 5) irred to ir iter.	istall
		< Back	Next >		Cano	el



- **STEP 2:** Click **Next** > to continue the installation process. The *End User License Agreement* window will open.
- **STEP 3:** Read the license agreement, and click **Next** > to accept. The *Choose Setup Type* window will open.



Figure 3-3 PowerDNA Installer: Choose Setup Type



You have three installation options:

- **Typical** installs the PowerDNA driver and core UEIDAQ Framework components (C/C++ support and Session configuration utility) and any required tools and plug-ins for detected software packages.
- **Custom** allows you to select which components will be installed. The custom install dialog shows detected software packages (LabView, MATLAB, etc.).
- Complete installs the full PowerDNA Software Suite.
- **STEP 4:** Unless you are an expert user and have specific requirements, select **Typical** and accept the default configuration.

If 32-bit Java is not detected on the system, Java JRE 6 will automatically be installed for the PowerDNA Explorer application.

- **STEP 5:** Click **Install** to proceed with the PowerDNA software installation and **Finish** to complete the installation.
- STEP 6: Restart your computer.
 - **NOTE:** Because the installation process modifies your Windows registry, you should always install or uninstall the software using the appropriate utilities. Never remove PowerDNA software from your PC directly by deleting individual files; always use the Windows Control Panel Add/Remove Programs utility.

3.2.2 Installing The PowerDNA_*.tgz file in the USB drive's Linux folder contains the software package for Linux. To extract the file to a local directory:

tar -xjvf <Path to file>/PowerDNA_*.tgz

Follow the instructions in the readme.txt file provided in the tar file.

- **3.3** Initial Bootup You can start communicating with the UEI-PIO-1010 via the Ethernet port (recommended) or via the serial port. Before proceeding, verify that the network adapter on your host PC is configured to detect the system's default IP address, 192.168.100.2 (see Appendix B).
- 3.3.1 Connecting via Ethernet (PowerDNA Explorer is a GUI-based application which communicates with UEI systems over an Ethernet connection.
 (PowerDNA Explorer)
 - **STEP 1:** Connect power to the UEI-PIO-1010.
 - **NOTE:** Plug the provided power cable into the UEI-PIO-1010 before plugging the power supply into the wall outlet. If you accidentally plug in the DB-15 when the power supply is on, you will see a spark at the connector. This is normal and will not impact operation of the unit.
 - **STEP 2:** Attach the provided Ethernet cable between the Ethernet connector on the UEI-PIO-1010 and the Ethernet port on your host PC.



- **STEP 3:** Launch PowerDNA Explorer.
 - On Windows, access Explorer from the Start menu:
 Start » All Programs » UEI » PowerDNA » PowerDNA Explorer
 - On Linux, access PowerDNA Explorer under the UEI installation directory (<*PowerDNA-x.y.z>/explorer*) by typing: java -jar PowerDNAExplorer.jar
- **STEP 4:** In the PowerDNA Explorer toolbar, click the **Scan Network** button (**Figure 3-4**). All discovered UEI systems display to the left in the Device Tree panel. Each UEI system is named IOM-#####, where ##### is the serial number of the device.



Figure 3-4 Initial Screen of PowerDNA Explorer (DNR-12-1G IOM shown)

- **STEP 5:** If your UEI-PIO-1010 was not found, check that the IP Address of your UEI-PIO-1010 is within the range scanned by PowerDNA Explorer. The factory default IP for the UEI-PIO-1010 is 192.168.100.2.
 - a. Navigate to Network » Address Ranges in the PowerDNA Explorer menu (Figure 3-5).



Figure 3-5 View Address Ranges



b. An Address Ranges window will open. If the IP address of your UEI-PIO-1010 is not in the listed range, click **Edit** to modify the existing range or click **Add** to add a new subnet or range (**Figure 3-6**).

Address Ranges	×
IP Addresses:	
192.168.100.2 192.168.100.254 : 6334	Add
	Edit
	Delete
	Done

Figure 3-6 Address Ranges Window

 c. Enter range information and click OK in the Edit Address Range dialog (Figure 3-7). Then click Done in the Address Ranges window.

Edit Address Range X			
Start Address: 192.168.100.2			
Stop Address: 192.168.100.254			
UDP Port: 6334			
OK Cancel			

Figure 3-7 Edit Address Range Dialog

d. Scan the network for UEI systems in the newly specified range either by selecting Network » Scan Network or clicking the Scan Network button (see Figure 3-4 on the previous page).

After a scan, the device tree is populated with all central controllers, UEI systems, and I/O boards accessible from the network, as filtered through the range defined in the Address Ranges window.

- **STEP 6:** Refer to Chapter 5 for a description of PowerDNA Explorer features and settings.
- **3.3.2 Connecting** The following provides instructions for connecting over the serial interface: **via Serial Port**
 - **STEP 1:** Connect the UEI-PIO-1010 serial port to your host PC:

Attach a CBL-PIO-DBG breakout cable between the 15-pin Power/Sync/ Serial connector on the UEI-PIO-1010 and the 9-pin serial connector on your host PC (or to the USB-to-serial adapter on your host PC). The CBL-PIO-DBG is optional and not included with the UEI-PIO-1010 system.

- STEP 2: Open the serial port on your host PC:
 - a.) Run a serial terminal-emulation program on your host PC. For example,



- Windows host: MTTTY (installed with the PowerDNA software suite), PuTTY, or any other terminal-emulation program except HyperTerminal.
- Linux host: minicom, kermit, or cu (part of uucp package).
- b.) Select the COM port you are using and configure its settings to:

57600 baud, 8 bits, no parity, 1 stop bit

- c.) Start the serial connection (e.g., by clicking Connect in MTTTY).
- **STEP 3:** Connect power to the UEI-PIO-1010. If power is already connected, press the Reset button.
 - **NOTE:** Plug the provided power cable into the UEI-PIO-1010 before plugging the power supply into the wall outlet. If you accidentally plug in the DB-15 when the power supply is on, you will see a spark at the connector. This is normal and will not impact operation of the unit.

As soon as the system powers up, it runs through self-diagnostics and generates output text on the terminal program.

Once a connection is made, you will see a DQ> prompt. A typical readout is shown below in **Figure 3-8**.

tty Multi-threaded TTY	—	
File TTY Transfer Help		
Port Baud Parity Data Bits Stop Bits COM4 \$57600 None 8 1 • Font Comm Events Flow Control Timeouts Disconnect	└ Local Echo └ Display Er CR => CR/ ✓ Autowrap	rors INo Re rors No Wi LF No Ev No Sta
<pre>## Starting application at 0x80000000 Start PowerDNA (C) UEI, 2001-2022. Running PowerDNA Firmware on SX6 SoloX Built on 02:07:01 Jan 25 2022 RAM size:1GB FLASH size:16MB Initialize uC/OS-II (Real-Time Kernel v.29300) ARM 1010 SX6 MX65X detected 1 device detected Address Irq Model Option Phy/Virt S/N Pri DevN</pre>		^
Current time: 20:20:20 00/20/1920 Power DNA version 5.1.0 release build 222 Built on 02:07:01 Jan 25 2022 996MHz i.MX6SoloX uC/OS v.29300 is running Enter 'help' for help. DQ> One NIC ra=54000000 d=FF Default IP2 (192.168.100.2) switches=0 DQ> up(2)=1000		
1		× ×
Modern Status Comm Status CTS DSR RING RLSD (CD) Close Capture DSR Hold XOFF Sent TX (Comm Status)	TX Char Chars: 0 Chars: 0	1:Status message o

Figure 3-8 Serial Readout upon Bootup



STEP 4: You can use the show command at the DQ> serial prompt to display additional information about the system configuration:

```
DQ> show
        name: "IOM-19370834"
      model: 4401
      serial: 0230781
      option: 000B
        fwct: 1.2.0.0
        mac: 00:0C:94:27:93:52
        srv: 192.168.100.1
          ip: 192.168.100.2 (DOWN)
    gateway: 192.168.100.1
    netmask: 255.255.255.0
        mac2: 00:0C:94:17:93:52
        srv2: 192.168.100.1
        ip2: 192.168.100.2 (UP)
   gateway2: 192.168.100.1
   netmask2: 255.255.255.0
        udp: 6334
    license: ""
   Manufactured 10/1/2020
   Calibrated 10/15/2020
```

DQ>

Through the serial connection, all parameters can be changed, including the IP address, gateway, and subnet mask (netmask) system configuration. Refer to "Programming CPU Parameters" on page 62 for more information.



3.4 Updating IP Address (PowerDNA) The UEI-PIO-1010 ships with the IP address set to 192.168.100.2 in QSPI flash memory. This is a static IP address; a hosted UEI system never retrieves its IP address from a DHCP server.

The IP address used by the UEI-PIO-1010 depends on the position of the two rotary hex switches:

- **Hex Switches = "00":** The UEI-PIO-1010 uses the IP address stored in QSPI flash. You can reprogram the IP address using PowerDNA Explorer (Section 3.4.2) or via the Serial Port (Section 3.4.3).
- **Hex Switches** ≠ "00": Upper three bytes of the IP address are read from QSPI flash, and the lowest byte is determined by the hex switch position (Section 3.4.1). If needed, the upper three bytes can be changed via the Serial Port (Section 3.4.3).
- **3.4.1 Update IP via** You can change the device IP by rotating the two hex switches on the front panel. Refer to **Figure 2-28** for switch locations.

The default setting for the switches is "00" (**Figure 3-9**). In this switch position, the UEI-PIO-1010 uses the software-configured IP address.



Figure 3-9 Hex Switch "00" Position

When the switches are turned to a non-zero number, the switch position becomes the low byte of the IP address. For example, to change the IP address from 192.168.100.2 to 192.168.100.194:

STEP 1: Rotate the switches to the hex representation of 194, i.e. 0xC2, as shown in **Figure 3-10**.



Figure 3-10 Hex Switch "C2" Position

STEP 2: Press the Reset button for the new IP address to take effect.

STEP 3: You can verify the new IP address in PowerDNA Explorer (Section 3.3.1) or in the serial readout (Section 3.3.2). The switch IP address is labeled **IP 2.**

tty Multi-threaded TTY					
File TTY	Transfer Help				
Port COM4	Baud 57600	Parity None	Data Bits 8	Stop Bits	
Font	Comm Events	Flow Control	Timeouts	Disconnect	
Enter 'help' for help. DQ> One NIC ra=54000000 d=3D IP2 loaded from switches (192.168.100.194) DQ> up(2)=1000					

Figure 3-11 Verifying IP Selector Switches via Serial Port

- **NOTE:** The switch position is NOT saved in flash memory. If you turn the switches back to "00", the UEI-PIO-1010 reverts to the software-configured IP.
- 3.4.2 Update IP via PowerDNA Explorer is a GUI-based application which communicates with your UEI-PIO-1010 over an Ethernet connection. Explorer
 - **STEP 1:** Verify that the two hex switches on the front panel are set to "00" (Figure 3-9).
 - **STEP 2:** Launch PowerDNA Explorer and connect to your UEI-PIO-1010 (refer to Section 3.3.1).
 - **STEP 3:** In the left "Device Tree" panel, click the UEI-PIO-1010 device that you want to update (e.g., IOM-####). The right panel will show the IP Address and other configuration information of your UEI-PIO-1010.
 - **STEP 4:** Type the new IP Address in the **IP 1** field (**Figure 3-12**) and press **Enter** on your keyboard.
 - **STEP 5:** Click the **Store Configuration** icon to make the changes persistent. If asked for a password, the default is powerdna.
 - STEP 6: Reset the UEI-PIO-1010 to make changes take effect. You can either click Network » Reset IOM... in the PowerDNA Explorer menu or press the Reset button on the front panel.



The new IP Address will be stored in flash memory and display in PowerDNA Explorer. Note that the **IP 2** field will automatically update to match **IP 1**.

	Store Configuration				
	Sector PowerDNA Explorer	. /			
Scan Network	<u>File Edit Network View</u>	<u>H</u> elp			
	Host PC	Name:	IOM-19370834		
		Model:	4401 (PIO-1010, Gigabit Ethernet)		
		U-Boot:	U-Boot 2019.04-imx_v2019.04_4.19.35_1.1.0-uei+g4d377539		
		FW Ver:	5.1.0.222		
		S/N:	19370834		
		MAC:	00:0C:94:27:93:52		
Enter new		IP 2:	192.168.100.2		
IF AUUESS		→ IP 1:	192.168.100.4		
		Mode:	Configuration		

Figure 3-12. Using PowerDNA Explorer to Change IP Address

If needed, the gateway and network mask can be changed via the serial port. Refer to Section 3.7.3.3 on page 64 for instructions.

- **3.4.3 Update IP via** To change the IP address via a serial connection: Serial Port
 - STEP 1: Verify that the two hex switches on the front panel are set to "00" (Figure 3-9).
 - **STEP 1:** Establish a serial connection by following the procedures in Section 3.3.2. Once a connection is made, you will see a DQ> prompt.
 - **STEP 2:** Type set ip <new IP address> in the MTTTY window at the DQ> prompt. When prompted for a password, type powerdna.

```
DQ> set ip 192.168.100.4
Enter user password > ********
```

STEP 3: Type store to make the changes persistent.

```
DQ> store
ops_flwr: 1240 bytes stored! CRC=0x71255471 OLD=0xC476FFC7
Configuration stored
```

STEP 4: Type reset to make changes take effect.

DQ> reset

```
DQ> One NIC
ra=54000000 d=FF
Default IP2 (192.168.100.4) switches=0
DQ> up(2)=1000
```

```
DQ>
```



The new IP address will appear in the serial readout during the reset. Refer to the "Default IP2" line in the example above.

- **3.5 Updating** This section provides instructions for updating firmware on the UEI-PIO-1010 SoloX CPU.
 - Locating Firmware (Section 3.5.1)
 - Determining Current Firmware Version (Section 3.5.2)
 - Updating Firmware via PowerDNA Explorer (Section 3.5.3)
 - Updating Firmware via USB and Serial (Section 3.5.4)
- **3.5.1 Locating Firmware**UEI periodically releases updated firmware to introduce new features and to improve the performance of existing features. Updated firmware releases are bundled with the full PowerDNA Software Suite, available for download at any time from www.ueidag.com.

To locate the latest UEI firmware after installing the PowerDNA Software Suite, browse to the installation's Firmware directory, e.g.

C:\Program Files (x86)\UEI\PowerDNA\Firmware

The SoloX firmware is a .bin file located in the *Firmware_ARM_SOLOX* subdirectory.

3.5.2 Determining Current You can use the PowerDNA Explorer application to check which firmware version is installed on your UEI-PIO-1010.

Firmware

Version

- **STEP 1:** Launch PowerDNA Explorer and connect to your UEI-PIO-1010 (refer to Section 3.3.1).
- **STEP 2:** In the "Device Tree" panel on the left, click the UEI-PIO-1010 device that you want to query (e.g., IOM-#####).
- **STEP 3:** In the "Settings" panel on the right, note the version that is given in the **FW Ver** field (**Figure 3-13**).



Figure 3-13 Displaying the Version of Your Firmware



If the **FW Ver** has a yellow triangle with an exclamation point next to it (see figure above), you have a mismatch between the firmware installed on your UEI chassis and the software version on your host PC. If you see this warning, UEI highly recommends that you update your firmware to match your software (or software to match your firmware). Firmware version mismatches can result in unexpected operation.

NOTE: The UEI-PIO-1010 supports FW Ver 5.0.0.32 and up.

3.5.3 Updating To update firmware with the PowerDNA Explorer application over Ethernet: **Firmware via**

PowerDNA Explorer

STEP 1: Launch PowerDNA Explorer and connect to your UEI-PIO-1010 (refer to Section 3.3.1).



Be sure to use PowerDNA Explorer from the same release version as the new firmware.

- **STEP 2:** In the "Device Tree" panel on the left, click the UEI-PIO-1010 device that you want to update (e.g., IOM-####).
- STEP 3: Click Network » Update Firmware... from the menu (Figure 3-14).



Figure 3-14 Update Firmware Menu Item

STEP 4: Click "Yes" when you see the prompt:

"Are you sure you want to update firmware ... "

- **STEP 5:** Verify you are in the *Firmware_ARM_SOLOX* directory and select the **rom_arm_solox_X.X.X.bin** file (where X.X.X. is the version).
- **STEP 6:** If asked, enter the password to continue. All UEI systems come with the default password set to powerdna.



STEP 7: Wait for the progress dialog to complete. The system will then be updated and running the new firmware.

Firmware Update Progress	×
Writing flash of IOM-19370834 (2.8MB, <1	2
Cance	9I

Figure 3-15 Firmware Update Progress Dialog Box

3.5.4	Updating	Before you begin, you will need a removable USB drive (any size).
	USB and Serial	NOTE: The instructions below are for a Windows-formatted USB drive. Use of a Linux formatted drive is permitted; just substitute fatls with ext4ls in Step 8 and fatload with ext4load in Step 9.
	STEP 1:	Copy the firmware image file to the removable USB drive. The file is located in your UEI installation directory, e.g.
	\Program Files (x	86)\UEI\PowerDNA\Firmware\Firmware_ARM_SOLOX\rom_arm_solox_x.y.z.bin
	STEP 2:	Plug the removable USB drive into the UEI-PIO-1010.
	STEP 3:	Connect the UEI-PIO-1010 serial port to your host PC:
		Attach a CBL-PIO-DBG breakout cable between the 15-pin Power/Sync/ Serial connector on the UEI-PIO-1010 and the 9-pin serial connector on your host PC (or to the USB-to-serial adapter on your host PC). The CBL-PIO-DBG is optional and not included with the UEI-PIO-1010 system.
	STEP 4:	Open the serial port on your host PC:
		a.) Run a serial terminal-emulation program on your host PC. For example,
		 Windows host: MTTTY (installed with the PowerDNA software suite), PuTTY, or any other terminal-emulation program except HyperTerminal.
		 Linux host: minicom, kermit, or cu (part of uucp package).
		b.) Select the COM port you are using and configure its settings to:
		57600 baud, 8 bits, no parity, 1 stop bit
		c.) Start the serial connection (e.g., by clicking Connect in MTTTY).
	STEP 5:	Connect power to the UEI-PIO-1010. If power is already connected, press the Reset button.
		NOTE: Plug the provided power cable into the UEI-PIO-1010 before plugging the power supply into the wall outlet. If you accidentally plug in the DB-15 when the power supply is on, you will see a spark at the connector. This is normal and will not impact operation of the unit.
		As soon as the system powers up, it runs through self-diagnostics and generates output text on the terminal program.



STEP 6: When you see the "Enter password - autoboot in 5 seconds..." prompt, enter powerdna (the password will not print to the screen as you are typing). When you successfully enter U-Boot space, the prompt becomes a =>.

```
U-Boot 2019.04-imx v2019.04 4.19.35 1.1.0-uei+g4d377539a1 (Oct 25 2021 -
17:12:12 + 0000)
CPU:
     Freescale i.MX6SX rev1.3 996 MHz (running at 792 MHz)
CPU:
     Extended Commercial temperature grade (-20C to 105C) at 63C
Reset cause: POR
Model: UEI PDNX-CPU-SX6 Board
Board: UEI SOLOX
DRAM: 1 GiB
MMC: FSL_SDHC: 1, FSL_SDHC: 2
Loading Environment from SPI Flash... SF: Detected w25q128 with page size
256 Bytes, erase size 4 KiB, total 16 MiB
OK
Display: PDNASX6HDMI (1366x768)
Video: 1366x768x24
     serial
Tn:
Out:
      vga
Err: vga
USB0: USB EHCI 1.00
USB1: USB EHCI 1.00
scanning bus 0 for devices... 1 USB Device(s) found
scanning bus 1 for devices... 2 USB Device(s) found
      scanning usb for storage devices... 1 Storage Device(s) found
Net: Net Initialization Skipped
Enter password - autoboot in 5 seconds...
=>
```

If your device has already autobooted, you can type <code>reset</code> at the DQ> prompt to restart booting.

STEP 7: Reset the USB:

STEP 8: Determine the "Device #" and "Partition #" of the removable USB:

=> usb storage
Device 0: Vendor: SanDisk Rev: 1.26 Prod: Cruzer Glide
Type: Removable Hard Disk
Capacity: 15267.0 MB = 14.9 GB (31266816 x 512)

In the example above, the Device # is 0. Windows-formatted USB drives typically contain only one partition; therefore, Partition # should be 1.

STEP 9: Verify the location of the firmware image by typing

fatls usb <device#>:<partition#>

where <device#> and <partition#> are replaced with the values from
the previous step. For example:

```
=> fatls usb 0:1
    system volume information/
2913528 rom arm solox 5 1 0 224.bin
```

STEP 10: Upload firmware image from the USB:

```
=> fatload usb 0:1 $loadaddr rom_arm_solox_5_1_0_224.bin
2913528 bytes read in 221 ms (12.6 MiB/s)
```

STEP 11: Set the U-boot variable ucos bin size to the firmware image size:

```
=> setenv ucos_bin_size $filesize
=> saveenv
Saving Environment to SPI Flash... SF: Detected w25q128 with page size
256 Bytes, erase size 4 KiB, total 16 MiB
Erasing SPI flash...Writing to SPI flash...done
OK
```

STEP 12: Probe QSPI flash:

```
=> sf probe
SF: Detected w25q128 with page size 256 Bytes, erase size 4 KiB, total 16
MiB
```



The following step erases blocks in QSPI flash. Use care when entering the erase range so that you don't accidentally erase other system components.

STEP 13: Erase the old firmware image from QSPI flash. The firmware image partition starts at address offset 0x200000 and has size 0x800000. This command may take a minute or so to execute.

=> sf erase 0x200000 0x800000 SF: 8388608 bytes @ 0x200000 Erased: OK

STEP 14: Write the new firmware image to QSPI flash:

```
=> sf write $loadaddr $ucos_bin_addr $ucos_bin_size
device 0 offset 0x200000, size 0x2c74f8
SF: 2913528 bytes @ 0x200000 Written: OK
```

The firmware is now updated and you can eject the USB drive.

STEP 15: To run the new firmware, type run ucosboot in the serial terminal window (or reset the UEI-PIO-1010).



3.6 Troubleshooting The following sections provide suggestions for troubleshooting your system.

3.6.1	Trouble-	Use f	ollowing checklist as a starting point.
	shooting System Communicatio	V	Verify that the PWR LED is ON: This indicates power is applied to the chassis. Refer to Figure 2-29 for LED locations.
	"		Verify that the NIC STS LED is ON. This indicates that the Ethernet cable is connected. If the LED does not light, you may be using a "crossover" cable. Try a "straight-through" cable instead.
			Check communication over the Ethernet connection: Use the command prompt to ping the system's IP" ping 192.168.100.2 If ping doesn't respond, check the following
			 Disable the firewall (temporarily) on the NIC.
			 Check the NIC's network settings.
			 Check the system's network settings.
		\square	Check communication over the serial connection (refer to Section 3.3.2 on page 49).
			 If you cannot connect over the serial port, check the following:
			• Verify the settings: 57600 baud, no parity, 8 data bits, 1 stop bit.
			 Check the device manager on your PC to see which com port you are using. Enter that com port in your serial communications program, (e.g., COM1, COM2, COM3), click Connect and press <enter>.</enter>
			• If you are able to connect over the serial port, check the following:
			 Type "show" the serial terminal window to verify the IP, Subnet Mask, and Gateway.
			 Note "show" results, and verify computers are on a valid subnet and have valid IPs.
		\checkmark	If you have questions, contact UEI support at <i>support@ueidaq.com</i> .
3.6.2	Trouble- shooting Communicatio	After situat imme	your UEI-PIO-1010 is set up and you reset the chassis, you may notice a tion where you can't see your UEI-PIO-1010 from a host computer ediately after reset. After up to two minutes, the connection shows up again.
	n after Reset	This i imple online until a	is caused by the operating system Address Resolution Protocol (ARP) ementation. When you try to contact an offline host that was previously e, the OS invalidates the Ethernet <-> IP address resolution protocol table a timeout expires and it can be re-queried.
3.6.2.1	How to Find ARP Timeout Setting	To fin	d how long the refresh timeout is on Windows machines, do the following:

STEP 1: Open a command window on your host computer.

STEP 2: Type netsh interface ipv4 show interfaces at the command prompt to find the index number of the interface connected to your system, (e.g., 11 for the Local Area Connection):

C:\\	Windows\systen	n32\cmd.exe		
C:\Us	ers>netsh i	nterface ip	v4 show interf	aces
Id×	Met	MTU	State	Name
1 13 14 11 16 15	50 25 5 10 20 5	4294967295 1500 1500 1500 1500 1500 1500	connected connected disconnected connected connected disconnected	Loopback Pseudo-Interface 1 Wireless Network Connection Wireless Network Connection 2 Local Area Connection Local Area Connection 2 Wireless Network Connection 3

Figure 3-16 Show Interfaces

STEP 3: Type netsh interface ipv4 show interface <Idx #> to learn the timeout and other interface parameters of a connection:

C:\Users>netsh interface ipv4	show interface 11
Interface Local Area Connecti	on Parameters
IfLuid	 : ethernet_6
IfIndex	: 11
State	: connected
Metric	: 10
Link MTU	: 1500_bytes
Reachable Time	: 24000 ms
Base Reachable Time	: 30000 ms
Retransmission Interval	: 1000 ms
DAD Transmits	: 3
Site Prefix Length	: 64
Site Id	: 1

Figure 3-17 Show Interface Parameters

NOTE: In the above example, the timeout, or Base Reachable Time, is set to 30000 ms.

3.6.2.2How to Speed
Up ARP
TimeoutTo avoid waiting for the timeout, you can either force an immediate rebuild of the
ARP cache or change the delay for subsequent timeout situations.TimeoutBoth of the following must be entered as an administrator.

- To immediately reset, type the following at the command prompt: arp -d *
- To modify the Base Reachable Time, type the following to set the timeout to 5000 ms on interface 11:

netsh interface ipv4 set interface 11 basereachable=5000


3.7 ProgrammingCPU
This section provides descriptions of configuration and diagnostic UEI-PIO-1010
CPU commands that can be issued over a serial terminal.

Parameters The following information is provided:

- Connecting to the CPU Module
- Startup Sequence
- Serial Interface Commands
- **3.7.1 Connecting to** There are two ways to set CPU Core Module parameters.

the CPUThe first method is to use the serial interface and enter commands at the DQ>Moduleprompt. Refer to "Connecting via Serial Port" on page 49 for instructions on
getting to the DQ> prompt.

The second method is the use of DAQBIOS calls by running an application on the host PC.

- **NOTE:** Section 3.7.3 provides descriptions of setting and reading CPU parameters using the serial interface. For more information about accessing CPU core parameters via your application, please refer to the *PowerDNA API Reference Manual.*
- **3.7.2 Startup Sequence** After the UEI-PIO-1010 is powered on or reset, the processor reads the boot-up sequence located at the U-Boot address shown below in **Table 3-1**. The U-boot monitor initializes the processor and the address map, retrieves information from the parameter sector of the flash memory and tests system memory and other system resources.

When the UEI-PIO-1010 starts booting, you have the option of interrupting the boot via a serial terminal connection between the UEI-PIO-1010 and a host PC. If the autoboot process is interrupted, the U-Boot monitor stops loading firmware into memory and instead brings up the U-Boot command prompt => (to load new firmware, for example).

Otherwise, U-Boot reads the firmware from QSPI Flash and stores it in SDRAM at 0x8000000. U-Boot then executes the bootcmd command sequence, which is stored as a U-Boot environment parameter. The bootcmd sequence typically ends with go 0x80000000, which launches the firmware code located at address 0x80000000.

 Table 3-1 Memory Map for SoloX CPU

Device	Start Address	End Address	Size	Description
SDRAM	0x8000000	0xBFFFFFF	1GB	SDRAM Address
QSPI Flash (U-Boot)	0x6000000	0x600DFFFF	896kB	QSPI HDR + U-Boot
QSPI Flash (U-Boot Env)	0x600E0000	0x600EFFFF	64 kB	U-Boot Environment params
QSPI Flash (PDNA Params)	0x600F0000	0x600FFFFF	64 kB	PowerDNA parameters
QSPI Flash (uC/OS FW)	0x60200000	0x600DFFFF	8 MB	PowerDNA SoloX firmware



- **3.7.3** Serial The following CPU commands are executed via the serial interface. Refer to Interface Commands
 The following CPU commands are executed via the serial interface. Refer to "Connecting via Serial Port" on page 49 for instructions on establishing a serial connection.
- **3.7.3.1 View Available** The help command provides a list of available commands: Commands

```
DQ> help
```

Display this help message	help
Set parameter	set option value
Show parameters	show
Store parameters (flash)	store
Re-read flash (flash)	flrd
Write wr <addr> <val> [width,b</val></addr>] mw
Read rd <addr> [width,b] [size</addr>] mr
Show/Set time	time [hh:mm:ss] [mm/dd/yyyy]
Set password	pswd {user su}
Show process state #	ps [value]
Test something	test [test number]
System Init/Module Cal	simod [routine]
Default parameters	default
Reset system	reset
Send DQ_ECHO to <mac addr=""></mac>	dqping
Set current mode	<pre>mode {init config oper shutdown} [ID]</pre>
Display log content	log [start [end]] -1 = clear
Find entry in the log	logf marker [start [end]]
Show firmware version	ver [all]
Show all devices/layers	devtbl [logic verbose status]
Show network statistics	netstat
Print device object	pdj <devno> cl</devno>
Display status	stat [cpu]
Display nif object	nif
Clear terminal	clear
	Display this help message Set parameter Show parameters Store parameters (flash) Re-read flash (flash) Write wr <addr> <val> [width,b] Read rd <addr> [width,b] [size Show/Set time Set password Show process state # Test something System Init/Module Cal Default parameters Reset system Send DQ_ECHO to <mac addr=""> Set current mode Display log content Find entry in the log Show firmware version Show all devices/layers Show network statistics Print device object Display status Display nif object Clear terminal</mac></addr></val></addr>

3.7.3.2 Show System The show command is one of the most frequently used commands. show provides a list of UEI-PIO-1010 system parameters.



```
DQ> show
        name: "IOM-19370834"
      model: 4401
      serial: 0230781
      option: 000B
        fwct: 1.2.0.0
        mac: 00:0C:94:27:93:52
         srv: 192.168.100.1
         ip: 192.168.100.2 (DOWN)
     gateway: 192.168.100.1
     netmask: 255.255.255.0
        mac2: 00:0C:94:17:93:52
        srv2: 192.168.100.1
        ip2: 192.168.100.2 (UP)
    gateway2: 192.168.100.1
    netmask2: 255.255.255.0
         udp: 6334
     license: ""
    Manufactured 10/1/2020
    Calibrated 10/15/2020
```

3.7.3.3 Update IP and other System key. The default user password is powerdna. Parameters

```
DO> set
Enter user password > *******
Valid 'set' options:
        name: <Device name>
       model: <Model id>
      serial: <Serial #>
      option: <Option>
        fwct: <autorun.runtype.portnum.umports>
         mac: <ethernet address port 1>
         srv: <Default IP address port 1>
          ip: <IOM IP address port 1>
     gateway: <gateway IP address port 1>
     netmask: <netmask port 1>
        mac2: <ethernet address port 2>
        srv2: <Default IP address port 2>
         ip2: <diagnostic port IP address>
    gateway2: <diagnostic port gateway IP>
    netmask2: <diagnostic port netmask>
         udp: <udp port (dec)>
     license: license string
```

To change a parameter, type set <parameter name> <value>. For example, set ip 192.168.100.4. Once parameters are set, you must store them into non-volatile flash memory with the store command. Reset the system for the new parameters to take effect.



NOTE: The UEI-PIO-1010 has only one NIC port and it uses the *ip2* address. If you set ip, ip2 will automatically update to the new address..

3.7.3.4 **Reset System** The reset command performs a physical reset of the CPU and initiates the full startup sequence on the UEI-PIO-1010 system.

```
DQ> reset
Stopping DaqBIOS
U-Boot 2019.04-imx v2019.04 4.19.35 1.1.0-uei+g4d377539a1 (Oct 25 2021 -
17:12:12 +0000)
                          <...many U-boot messages deleted ...>
```

```
DQ> One NIC
ra=54000000 d=FF
Default IP2 (192.168.100.4) switches=0
DQ>
```

3.7.3.5	5 Chang Passy	ge vord	Son pas unti	Some commands (such as mr, mw, set, and store) require entering a user password. Once the password is entered, these commands become enabled until the system is reset.						
			The the upd	re are two second is ating firm\	levels of pa super-user ware over Et	ssword pro evel. Supe hernet.	etection er-user l	available. evel is cur	The first is rently usec	user level and I only for
				 DQ> First, match 	pswd user you'll be as nes) to enter	sets up a sked to en the new p	user le iter you basswor	evel passw ir current d twice.	ord. password	and then (if it
				 DQ> First, then (pswd su s you'll be as (if it matches	sets up sup ked to ent s) to enter t	ber-usei ter your the nev	r level pas r current s v super-us	sword. super-user er passwo	password and rd twice.
			UEI you	-PIO-1010 need to re) systems co eset your pa	ome with bo ssword, us	oth defa e the fo	ult passwo llowing	ords set to	powerdna. lf
				• DQ>	pswd rese	et				
			Son Use <i>API</i>	ne DaqBIC DqCmdSe <i>Referenc</i>	DS comman etPassword e Manual no	ds require e a () before tes which f	entering e calling function	g a user or I these fun Is are pass	super-use ctions. The sword-prote	r password. e <i>PowerDNA</i> ected.
3.7.3.6	6 Displa Boarc	ay I/O Is	The syst Mul [:] S/N	devtbl em. A star tifunction I for both b	command di ndard UEI-P /O module (poards shoul	splays all b IO-1010 sy Model 181) d match.	ooards i /stem w) and the	nstalled aı ⁄ill print ou e SoloX Cl	nd recogniz t info for tw PU module	zed by your vo boards: the (Model 1010).
DQ>	devtbl									
Ado	dress	Irq	Model	Option	Phy/Virt	S/N	Pri	DevN		
0x54 0x54	4000000 40E0000	3 3	181 1010	1 B	phys (cpu (230781	10 0	0 14		



where

- Model is the model number of the board
- Option indicates the version of the board. Option 1 corresponds to the base model.
- S/N is the serial number
- DevN is the device number used to address a board in your application, e.g. DevN=0 for multifunction I/O.

The other columns are for UEI internal use.

The devtbl command with the logic option added displays the logic version programmed on each board's FPGA:

DQ> devtbl logic Logic information: DevN Mod-opt Logic CLI CLO LogOption 0 181-001 02.15.11 2048 2048 81008064 14 4401-00B 02.15.11 0 0 91FFC8

3.7.3.7 Display Power Diagnostics Typing simod 5 at the serial prompt displays diagnostic power information from the CPU module's ADCs. Diagnostic information includes voltage readings on each of the 2.5 V, 24 V, 1.2 V, 3.3 V, and 1.5 V supplies, as well as temperature and current measurements.

DQ> simod 5
Periodic failures code: 0
CPU layer 1010 diagnostics
temperature = 42 C
1.0V=0.987* 1.35V=1.345*
3.3V=3.287* 1.2V=1.237*
2.5V=2.513* 24V=24.190*
1.5V=1.504* InV=23.953*

3.7.3.8 Monitor CPU Typing simod 15 at the serial prompt causes the CPU utilization percentage to continuously print to the serial console.

simod 15 can be used to monitor the CPU load while your application is sending and receiving commands and data over Ethernet.

```
DQ> simod 15
Printing statistics
+cpu:0
+cpu:91
+cpu:2
+cpu:1
```



3.7.3.9 Change Date Enter time at the serial prompt to view the current date and time on the UEI-PIO-1010 system:

DQ> time Current time: 06:23:57 09/10/2021

You can also use the time command to set a new date and time:

DQ> time 11/19/2021 DQ> time 15:48:00

Date and time are stored in the battery-backed real-time clock chip.

3.8 Programming the I/O Module To program your application, please refer to the "Sample101" example code and additional documentation that is provided with the installation, e.g. "Getting Started with your PowerDNA Application" Chapter 6 (Programming with the High-level API) and Chapter 7

- Chapter 6 (Programming with the High-level API) and Chapter (Programming with the Low-level API) of this manual
- "PowerDNA API Reference Manual"



Chapter 4 UEIPAC Installation & Configuration

This chapter provides getting started instructions for the UEIPAC version of the PIO-1010 (p/n UEI-PIO-1010-00-PA):

- Shipment Contents (Section 4.1)
- Installing UEIPAC Software (Section 4.2)
- Initial Bootup (Section 4.3)
- Updating IP Address (UEIPAC) (Section 4.4)
- Updating Kernel & Root File System (Section 4.5)
- Compiling & Running Example Code (Section 4.6)

Additional installation, configuration, and usage instructions are provided in the "UEIPAC SoloX Software Manual".

NOTE: If you purchased the PowerDNA version of the PIO-1010 (p/n UEI-PIO-1010-00-DN), please refer to Chapter 3 for installation procedures.

- **4.1 Shipment** The contents of the shipping package for a UEIPAC-PIO-1010 system include the following:
 - PIO-1010 board.
 - Removable USB media containing UEIPAC SoloX SDK software



Figure 4-1 UEI Software USB Drive

4.2Installing
UEIPACRefer to the "UEIPAC SoloX Software Manual" for instructions on how to setup
Windows- and Linux-based development systems.



Software

- **4.3** Initial Bootup You can access a Linux terminal window on the UEIPAC-PIO-1010 through the serial port (Section 4.3.1) or by SSH (Section 4.3.2). The default IP address is 192.168.100.2.
- **4.3.1 Connecting** To connect to the UEIPAC-PIO-1010 through the serial port: **via Serial Port**
 - **STEP 1:** Connect the UEIPAC-PIO-1010 serial port to your host PC:

Attach a CBL-PIO-DBG breakout cable between the 15-pin Power/Sync/ Serial connector on the UEIPAC-PIO-1010 and the 9-pin serial connector on your host PC (or to the USB-to-serial adapter on your host PC). The CBL-PIO-DBG is optional and not included with the UEIPAC-PIO-1010 system.

- **STEP 2:** Open the serial port on your host PC:
 - a.) Run a serial terminal-emulation program on your host PC. For example,
 - Windows host: MTTTY, PuTTY, or HyperTerminal.
 - Linux host: minicom, kermit, or cu (part of uucp package).
 - b.) Select the COM port you are using and configure its settings to:

57600 baud, 8 bits, no parity, 1 stop bit

- c.) Start the serial connection (e.g., by clicking Connect in MTTTY).
- **STEP 3:** Connect power to the UEIPAC-PIO-1010. If power is already connected, press <enter> to see login prompt.
 - **NOTE:** Plug the provided power cable into the UEIPAC-PIO-1010 before plugging the power supply into the wall outlet. If you accidentally plug in the DB-15 when the power supply is on, you may see a spark at the connector. This is normal and will not impact operation of the unit.
- **STEP 4:** After the boot loader completes, you will be prompted to login. The default username and password are root.

```
ueipdnasx6-rt login: root
Password:
root@ueipdnasx6-rt:~#
```

After logging in, the Linux root prompt (#) will be available in the command line of your serial terminal, allowing you to navigate the file system and enter standard Linux commands such as ls, ps, and cd.

4.3.2 Connecting To connect to the UEIPAC-PIO-1010 through SSH:

via SSH

- **STEP 1:** Connect power to the UEIPAC-PIO-1010.
 - **NOTE:** Plug the provided power cable into the UEIPAC-PIO-1010 before plugging the power supply into the wall outlet. If you accidentally plug in the DB-15 when the power supply is on, you will see a spark at the connector. This is normal and will not impact operation of the unit.
- **STEP 2:** Attach the provided Ethernet cable between the Ethernet connector on the UEIPAC-PIO-1010 and the Ethernet port on your host PC.



STEP 3: Open an SSH terminal on your host PC.

- Windows host: You can use a Cygwin terminal (installed in Section 4.2) or a program such as PuTTY or HyperTerminal.
- Linux host: You can check if an SSH client is already installed on your machine by typing ssh in a Linux terminal. If no "usage" text is output, install the OpenSSH client as follows:

sudo apt-get install openssh-client

STEP 4: In the SSH terminal, type: ssh root@192.168.100.2

The default password is root.

If connecting to the unit for the first time, it will ask if you want to continue connecting. Type yes to continue.

```
username@host-pc ~
$ ssh root@192.168.100.2
The authenticity of host '192.168.100.2 (192.168.100.2)' can't be
established.
ED25519 key fingerprint is
SHA256:+1wD8b63+E70J3oRU6ln4QHx5ceX8CSnTcN4qA/WGe4.
This key is not known by any other names
Are you sure you want to continue connecting (yes/no/[fingerprint])? yes
Warning: Permanently added '192.168.100.2' (ED25519) to the list of known
hosts.
root@192.168.100.2's password:
root@ueipdnasx6-rt:~#
```

After logging in, the Linux root prompt (#) will be available in your SSH terminal, allowing you to navigate the file system and enter standard Linux commands such as ls, ps, and cd.

- **4.3.3** Interrogating the UEIPAC SoloX System This section lists some basic commands for learning more about your UEIPAC system. Please refer to the "UEIPAC SoloX Software Manual" for more information.
- **4.3.3.1** Show Drivers The devtbl command displays the installed UEIPAC driver version and a list of and Modules installed modules.

```
root@ueipdnasx6-rt:~# devtbl
UEIPAC Driver, version 5.1.1.8
Address Irq Model Option Phy/Virt S/N Pri LogicVer DevN
Oxc1080000 74 181 1 phys 0230781 0 02.15.22 0
Oxc1160000 74 1010 b phys 0230781 0 02.15.04 14
```

where

- Model is the model number. For the UEIPAC-PIO-1010, the SoloX CPU module is listed as "1010" and the I/O module is listed as "181".
- S/N is the serial number.



- LogicVer is the logic version of the FPGA revision.
- DevN is the device number used to address a board in your application, e.g. DevN=0 for multifunction I/O.

All other columns are for UEI internal use.

- **4.3.3.2** Show Kernel The uname -a command outputs information about the kernel version. Version
- 4.3.3.3Show Enabled
ServicesThe systemctl command interrogates what services are enabled on your
UEIPAC-PIO-1010, e.g. systemctl list-unit-files --all.
- **4.3.3.4** Show Storage The df -h command displays the auto-mounted devices and their mount points.

root@ueipdnasx6-rt:~#		df -h	ı		
Filesystem	Size	Used	Avail	Use%	Mounted on
/dev/root	6.8G	2.0G	4.4G	32%	/
devtmpfs	338M	4.0K	338M	1%	/dev
tmpfs	498M	0	498M	0%	/dev/shm
tmpfs	498M	8.7M	490M	2%	/run
tmpfs	498M	0	498M	0%	/sys/fs/cgroup
tmpfs	498M	0	498M	0%	/tmp
tmpfs	498M	8.0K	498M	1%	/var/volatile
/dev/mmcblk2p1	25M	8.7M	16M	36%	/run/media/mmcblk2p1
/dev/sda1	7.5G	4.0K	7.5G	1%	/run/media/sda1
/dev/sdb1	15G	32K	15G	1%	/run/media/sdb1
tmpfs	100M	0	100M	0%	/run/user/0

As a reference, the following formats are used for storage device names:

- eMMC FLASH device is/dev/mmcblk2.
- USB devices (internal and external) begin with /dev/sda, and continue as /dev/sdb, /dev/sdc, etc. for each device added. If you have an internal eUSB SSD, it is the first device, /dev/sda.
- M.2 SSD is /dev/nvme.

The number appended to the device name (e.g., sda1) indicates the partition.



- 4.4 Updating IP Address (UEIPAC) The UEIPAC-PIO-1010 ships with a static IPv4 address for the NIC port, which is preconfigured at the factory to 192.168.100.2. The IP address can be changed using one of the following methods:
 - Update IP Address in the UEIPAC Terminal (Section 4.4.1)
 - Update IP Address via Hex Switches (Section 4.4.2)
- 4.4.1 Update IP Address in the UEIPAC Terminal
 To change the IP address, you can edit the Address value in the /etc/systemd/ network/21-wired.network file.
 NOTE: The UEIPAC-PIO-1010 uses eth1 as its primary NIC port, whereas a normal SoloX Cube/Rack uses eth0.
 - 1. Access the Linux terminal on the UEIPAC-PIO-1010 (see Section 4.3).
 - 2. Open /etc/systemd/network/21-wired.network in a text editor. For example, to use the vi editor:

root@ueipdnasx6-rt:~# vi /etc/systemd/network/21-wired.network

The file contents should look similar to

```
[Match]
Name=eth1
[Network]
Address=192.168.100.2
Gateway=192.168.100.1
```

- **3.** Press i to enter Insert mode on vi. Use arrow keys to navigate to the Address line and type in the new IP address. Press **Esc**, **:x**, and **Enter** to save and exit.
- **4.** To make changes take effect, either press the Reset button on the UEIPAC-PIO-1010 or enter the following command:

root@ueipdnasx6-rt:~# systemctl restart systemd-networkd

- **4.4.2 Update IP** Address via Hox Switcheso The default switch precision is "00" (Figure 4.0) in this precision, the device ID is
 - **Hex Switches** The default switch position is "00" (Figure 4-2). In this position, the device IP is 192.168.100.2.





Figure 4-2 Hex Switch "00" Position

When the switches are turned to a non-zero number, the switch position becomes the low byte of the IP address. For example, to change the IP address from 192.168.100.2 to 192.168.100.194:

STEP 1: Rotate the switches to the hex representation of 194, i.e. 0xC2.



Figure 4-3 Hex Switch "C2" Position

- STEP 2: Press the Reset button for the new IP address to take effect.
- **STEP 3:** You can verify the new IP address in PowerDNA Explorer (Chapter 5) or by typing ifconfig at the UEIPAC Linux prompt:

```
root@ueipdnasx6-rt:~# ifconfig
eth1 Link encap:Ethernet HWaddr 00:0c:94:f3:49:37
    inet addr:192.168.100.194 Bcast:192.168.100.255
    Mask:255.255.255.0
    inet6 addr: fe80::20c:94ff:fef3:4937/64 Scope:Link
    UP BROADCAST RUNNING MULTICAST MTU:1500 Metric:1
    RX packets:63 errors:0 dropped:0 overruns:0 frame:0
    TX packets:19 errors:0 dropped:0 overruns:0 carrier:0
    collisions:0 txqueuelen:1000
    RX bytes:6461 (6.3 KiB) TX bytes:1598 (1.5 KiB)
```

The switch position is NOT saved in flash memory. If you turn the switches back to "00", the IP address reverts to 192.168.100.2.



- 4.5Updating
Kernel & Root
File SystemThe UEIPAC-PIO-1010 can run from a kernel and RFS stored in eMMC flash, an
internal eUSB SSD, or an external USB drive.Please refer to the UEIPAC SoloX Software Manual for instructions.
- 4.6 Compiling & The following procedure runs low-level example code for the UEIPAC-PIO-1010 multifunction I/O module. The example code is provided with the UEIPAC SDK.
 1. Before building applications, set up environment variables on your host PC:

```
username@host-pc ~
$ source ~/.bash profile arm
```

Code

2. Navigate to the "Sample101" folder in your host PC's UEIPAC SDK directory.

```
$ cd ~/uei/ueipac-arm-warrior 5.0.0.10 20210818/examples/Sample101
```

3. To build the example code, type

```
$ make -f Makefile.arm
```

If there is an error, you may have to source ./bash_profile_arm again. The compiler will generate a "Sample101.o" file and a "Sample101" binary file.

4. Transfer the "Sample101" binary file to the UEIPAC-PIO-1010 through SSH:

```
$ scp Sample101 root@192.168.100.2:/home
root@192.168.100.2's password:
Sample101 100% 36KB 1.8MB/s 00:00
```

- 5. Access the UEIPAC-PIO-1010 through SSH or serial (see Section 4.3).
- **6.** In the UEIPAC-PIO-1010 terminal, change directory to where you placed the compiled example. You can now run the program using the dot-slash command:

```
root@ueipdnasx6-rt:~# cd /home
root@ueipdnasx6-rt:/home# ./Sample101
```

The functions in the example code are described in detail in the "PowerDNAAPI Reference Manual." Refer to Chapter 7 for a summary of low-level API functions that are specific to the multifunction I/O module.

Refer to the "UEIPAC SoloX Software Manual" for general information on application development.



Chapter 5 PowerDNA Explorer

PowerDNA Explorer is a GUI-based application for communicating with your UEI-PIO-1010 and other UEI systems. This chapter provides an overview of PowerDNA Explorer capabilities:

- Overview of PowerDNA Explorer (Section 5.1)
- Launching PowerDNA Explorer (Section 5.2)
- Connecting to the UEI-PIO-1010 (Section 5.3)
- Displaying CPU Module Diagnostics (Section 5.4)
- Obtaining a Hardware Report (Section 5.5)
- Viewing I/O Boards (Section 5.6)
- Setting Timeouts (Section 5.7)

5.1 Overview of PowerDNA Explorer PowerDNA Explorer provides a platform for the following:

- Displays diagnostic data on CPU / Power module (temperatures, voltage supply measurements, error conditions)
- Reports serial numbers and version information about the CPU/Power module and I/O boards
- Provides hardware report for the CPU/Power module and all I/O boards
- Allows users to perform basic read, write, and configuration functionality on I/O boards for orientation and troubleshooting purposes
- Allows users to configure initial and shutdown output levels on supported boards
- Discovers and interacts with other UEI systems on a range of userdefined IP addresses on a network

5.2 Launching PowerDNA Explorer

PowerDNA Explorer is part of the PowerDNA Software Suite for Windows and Linux.

- On Windows systems, access PowerDNA Explorer from the Start menu: Start » All Programs » UEI » PowerDNA » PowerDNA Explorer
- On Linux systems, access PowerDNA Explorer under the UEI installation directory (<PowerDNA-x.y.z>/explorer) by typing: java -jar PowerDNAExplorer.jar
- **NOTE:** UEIPAC users can download the latest PowerDNA release from <u>https://www.ueidaq.com/downloads</u>. PowerDNA Explorer is not shipped with the UEIPAC SoloX SDK.



- 5.3 Connecting to Refer to "Connecting via Ethernet (PowerDNA Explorer)" on page 47. the UEI-PIO-1010
- 5.4 Displaying CPU Module Diagnostics When you click on an IOM name in the left-hand "Device Tree panel", the righthand "Settings" panel displays information about the system's CPU board. Example data is shown in Figure 5-1 and described in Table 5-1.

RowerDNA Explorer	-	-	Х
<u>File Edit N</u> etwork <u>V</u> iew <u>H</u> e	elp		
E Host PC P → [0] MF-188201 (0] MF-181	Name: IOM-1288201 Model: 4401 (PIO-1010, Gigabit Ethernet) U-Boot: U-Boot2019.04-imx_v2019.04_4.19.35_1.1.0-uei+g4d377539a1 (Apr 12 2022 - 04:45:23 +0000) FW Ver: 5.1.1.59 SM: 1288201 MAC: 00:00:94:13:48:09 IP 2: 192.168.100.5 V=> Mode: Configuration PIO-1010 •1.0V Voltage 0.99 V •1.2V Voltage 1.34 V •3.3V Voltage 2.53 V •2.5V Voltage 1.51 V Internal Voltage 2.9.2 V Hour meter 328.50 h		2

Figure 5-1 UEI-PIO-1010 CPU Module Panel

Table 5-1 CPU Module Settings Panel

Field	Description
Name	Read/write UEI system name. To change: Edit field and then click Network » Store Config .
Model	Read the model number.
U-Boot	Read the version of U-Boot installed on the system.
FW Ver	Read the version of the firmware installed on the system.
S/N	Read the serial number of the system.
MAC	Read the MAC address.



Field	Description
IP Address	Read the NIC port address. IP address can be changed in Explorer for PowerDNA sys- tems only (not supported for UEIPAC). Refer to "Updating IP Address (PowerDNA)" or "Updating IP Address (UEIPAC)" for instructions on updating the IP address.
Mode	Displays the current mode of the system: Initialization, Configuration, Operation, or Shutdown.

Table 5-1 CPU Module Settings Panel

5.5 Obtaining a Hardware Report The hardware report provides diagnostic and status data, versioning, and more for your UEI-PIO-1010 system. To obtain a hardware report, select View » Show Hardware Report.

<pre></pre>	R Hardware Report			×
<pre>cort Date: 10 Lin; 2022, 11:20:40 AM cort PC: T; 122.168.10.100 HTU: '1500' Flatform: Hindows ID 10.0 (and64) FowerDAN Explores version: 5.1.1.59 IOMa: - Name: IOM-1288201 IF: 128.100.5 Layers: - (Layers: FOT, Model: FIO-1010, S/N: '1288201', Logic: 02.15.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-Limx v2019.04_4.15.35_1.1.0-u-eitq4337753381 (Apr 12 2022 - 04:45:23 20000)', SJ Type: (firmware does not support query), Memory: '1073741824 B STRAM, I6777216 bytes Flash', ST: 0000FEO2 (Lobdecfg), POST: '00000000', Logic: 02.15.27, Calib.: 'U-Model: MF-181, S/N: '1288201', EQS: '0000000', FW: '00000000', L6: '0000000').' '.' </pre>				
<pre>cport Date: Jul 11, 2023, 11:20:40 AM Gost PC: IF: 152.168.100.100 Platform: Windows 10 10.0 (and64) PowerNNE Exploresr version: 5.1.1.59 IOM: - Name: IOM-1283001 IF: 102.168.100.5 Layers: - (Layers: CFU, Model: FIO-1010, 5/N: '1288201', Logic: 02.15.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-Ling Y2019.04_4.15.55_1.1.0-ueiq643377539a1 (Apr I 2 022 - 04:45:23 40000)', 5D Type: (firmware does not support guery), Memory: '1073741824 B 5DRAM,IGT77216 Eyres Flash', 5S: 0000ED02 (Trigger event started), AITN LED: '00000000', Logic: 02.15.27, Calib: '00000000', LG: 0000064 (Trigger event started), AITN LED: '00000000', Logic: 02.15.27, Calib: '00000000'] . to '0000000'] . to '00000000'] . to '0000000'] . to '000000'] . to '0000000'</pre>	DocType: PowerDNA-Hardware-Report			
<pre>lost EC: IF: 192.168.101.100 MTU: 11800' Platform: Windows 10 10.0 (amd64) PowerDNR Explorer version: 5.1.1.59 IOMs: - Name: IOM-1288201 IF: 192.168.100.5 Layer: - (Layer: CHV, Model PIO-1010, 5/N: '1288201', Logic: 0.15.2A, FN Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2015.04-imm, v2015.04 [immare does not support query), Memory: 1'073741824 B SDRAM,Lif77216 Pytes Flash', SI 0000FDO2 (IcModeCfg), FOST: '00000000', FW: '0000000', LG: 0000004 (Erigger event started), ATTN LED: '00000000', FW: '0000000', LG: 0000FFO2 (IcModeCfg), POST: '00000000', EGG: 0.2.15.27, Calb:: 'Un 7, 2022', ST: 0000FFO2 (IcModeCfg), POST: '00000000', EGG: 0.2.15.27, Calb:: 'Un 7, 2022', ST: 0000FFO2 (IcModeCfg), POST: '00000000', FW: '00000000', LG: '0000000') </pre>	Report Date: Jul 11, 2022, 11:20:40 AM			
<pre>IF: 152.168.100.100 HTU: 11500 Platform: Windows 10 10.0 (amd6) PowerNNR Explorer version: 5.1.1.59 IOM: * * Name: IOM-1268201 IF: 152.168.100.5 Layer: * (-[ayer: CFU, Model: PIO-1010, S/N: '1288201', Logic: 02.15.2A, FW Ver; 5.1.1.59,</pre>	Host PC:			
<pre>MTU: 1500' Flatform: Windows 10 10.0 (amd64) FowerDNR Explorer version: 5.1.1.59 IOMa: - Name: IOM-1288201 IF: 103.168.100.5 Layer: - (Layer: CUP, Model: FIO-1010, 5/N: '1288201', Logic: 0.1.5.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-imm_v2019.04_4.19.35_1.1.0-uei+g4d377539a1 (Apr 1 2 022 - 04445123 +0000)', 5D Type: (filmware does not support query), Memory: '1073741824 B SERAK.IGT77216 Pytes Flash', 51: 0000FF02 (Lokdedcfg), FOST: '00000000', FW: '0000000', LG: 0000004 (Frigger event started), ATIN LED: '00000000', IG: '0000000', LG: 0000FF02 (Lokdedcfg), FOST: '00000000', FW: '00000000', LG: '0000000')</pre>	IP: 192.168.101.100			
<pre>Platform: Windows 10 10.0 (amd64) FowerDNR Explorer version: 5.1.1.59 IOMs:</pre>	MTU: '1500'			
<pre>FowerINR Explorer version: 5.1.1.59 IOMs: • Name: IOM-128201 IF: 192.168.100.5 Layers: • (Layer: CFU, Model: FIO-1010, 5/N: '1288201', Logic: 02.15.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-img_v2019.04_4.19.35_1.1.0-uei.q4d377535a1 (Apr 1 2 2022 - 04:45:23 40000)', SD Type: (Timmare does not support query), Memory: '1073741824 B SDRAM,16777216 bytes Flash', ST: 0000FC02 (IoModeCfg), POST: '00000000', FW: '00000000', LD: 00000004 (Trigger event started), ATTN LED: '00000000', Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LD: '00000000'] Save As Email UEL. Done</pre>	Platform: Windows 10 10.0 (amd64)			
IOMs: • Name: IOM-1282201 IF: 192.166.100.5 Layers: - (Layer: CPU, Model: PIO-1010, S/N: '1282201', Logic: 02.15.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-imm, v2019.04_4.19.35_1.1.0-uei494d377539a1 (Apr 12.2022 - 04:45:23 +000017, SD Type: (firmware does not support query), Memory: '1073741824 B SDRAM, 16777216 bytes Flash', ST: 0000FE02 (IoModeCfg), POST: '00000000', FW: '00000000', Logic: 02.15.27, Calib: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '00000000']	PowerDNA Explorer version: 5.1.1.59			
<pre>- Name: IOM-1288201 IF: 192.168.100.5 Layers: - (Layer: CFU, Model: PIO-1010, S/N: '1288201', Logic: 02.15.2A, FM Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-ima v2019.04_4.15.35_1.1.0-mei+qbd377539a1 (Apr 12 2022 - 04:45:23 +00001', SD Type: (firmware does not support query), Memory: '1073741824 B SDRAM,16777216 bytes Flash', ST: 0000202 (IoModeCfg), POST: '00000000', FW: '00000000', LG: 000000004 (Trigger event started), ATTH LED: '00000000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '0000000') </pre>	IOMs:			
<pre>IF: 192.168.100.5 Layers: - (Layer: CFU, Wodel: PIO-1010, S/N: '128201', Logic: 02.15.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-imm_v2019.04_4.19.35_1.1.0-uei+g4d377539al (Apr 12.2022 - 04:45:23 +0000)', SD Type: (firmware does not support query), Memory: '1073741824 B SDRAM,16777216 bytes Flash', ST: 0000FE02 (LoMcdeCfg), FOST: '00000000', FW: '0000000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoMcdeCfg), FOST: '00000000', FW: '00000000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoMcdeCfg), FOST: '00000000', FW: '00000000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoMcdeCfg), FOST: '00000000', FW: '00000000') Save As Email UEL Done</pre>	- Name: IOM-1288201			
Layers: - (Layer: CPU, Model: PIO-1010, S/N: '1288201', Logic: 02.15.2A, FW Ver: 5.1.1.59, U-Boot Ver: 'U-Boot 2019.04-imm_v2019.04_4.19.35_1.1.0-uei+g4d377539a1 (Apr 12 2022 - 04:45:23 +0000)', SD Type: (firmware does not support query), Memory: '1073741824 B SDRAM,LGT77216 bytes Flash, ST: 0000502 (IoModeCfg), FOST: '00000000', FW: '00000000', LG: 000000004 (Trigger event started), ATTM LED: '00000000'] - (Layer: Devo, Model: MF-181, SN: '128201', IRC: '3', Addr: '0x5400000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '00000000']	IP: 192.168.100.5			
<pre>- (Layer: CPU, Model: FIO-1010, S/N: '1288201', Logic: 02.15.23, FW Ver: S.1.1.59, U-Boot Ver: 'U-Boot Ver: 'U-Boot 2019.04-imm, v2019.04 (4.19.53, 1.1.10-uei-tyd4317535a1 (Apr 12 2022 - 04:45:23 +0000)', SD Type: (firmware does not support query), Memory: '1073741824 B SDRAH,16777216 bytes Flash', ST: 0000FE02 (IoModeCfg), POST: '00000000', FW: '0000000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '00000000')</pre>	Layers:			
U-Boot Ver: 'U-Boot 2019.04_ims_v2019.04_i.19.35_1.1.0-ueirydd37753941 (Apr 12 202 - 04:45:23 +0000)', 5D Type: (firmware does not support guery), Memory: '1073741824 B SDRAM,16777216 bytes Flash', ST: 0000FE02 (IoModeCfg), POST: '0000000', FW: '00000000', LG: 00000004 (Trigger event started), ATTN LED: '00000000', Logic: 02.15.27, Calib:: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '00000000'} Save As Email UEL Done	- {Layer: CPU, Model: PIO-1010, S/N: '1288201', Logic: 02.15.2A, FW Ver: 5.1.1.59,			
<pre>12 2022 - 04:45:23 +0000)', SD Type: (firmware does not support query), Memory: '1073741824 B SDRAM,1677216 bytes Flash', ST: 00000FE02 (InModeC5g), POST: '00000000') [- (Layer: Dev0, Model: MF-181, S/N: '128201', IRC: '3', Addr: '0x5400000', Logic: 02.15.27, Calib:: '0un 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '00000000') Save As Email UEL Done</pre>	U-Boot Ver: 'U-Boot 2019.04-imx_v2019.04_4.19.35_1.1.0-uei+g4d377539al (Apr			
<pre>B SDRAM, LGT77216 bytes Flash', ST: 0000FE02 (IOModeCfg), POST: '00000000', FH: '0000000', LG: 00000004 (Trigger event started), ATTN LED: '00000000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000', LG: '00000000'} </pre>	12 2022 - 04:45:23 +0000)', SD Type: (firmware does not support query), Memory: '1073741824			
<pre>FN: '0000000', L6: 0000000', L6: 0000000', Addr: '0000000', L6: 02.15.27, Calib.: 'Jun 7, 2022', SI: 0000FF02 (IdModeCfg), POST: '00000000', FN: '00000000', L6: '00000000'}</pre>	B SDRAM,16777216 bytes Flash', ST: 0000FE02 (IoModeCfg), POST: '00000000',			
- {Layer: DevO, Model: MF-181, S/N: '128201', IRQ: '3', Addr: '0x5400000', Logic: 02.15.27, Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), F0ST: '00000000', FW: '00000000', LG: '00000000'} 	FW: '00000000', LG: 00000004 (Trigger event started), ATTN LED: '00000000'}			
Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), FOST: '00000000', FW: '00000000', LG: '00000000') 	- {Layer: Dev0, Model: MF-181, S/N: '1288201', IRQ: '3', Addr: '0x54000000', Logic: 02.15.27,			
LG: '00000000'}	Calib.: 'Jun 7, 2022', ST: 0000FF02 (IoModeCfg), POST: '00000000', FW: '00000000',			
 Save As Email UEL Done	LG: '00000000'}			
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL Done				
Save As Email UEL., Done				
Save As Email UEI Done	l			
Save As Email UEI Done				
		Save As E	mail UEI Dor	10

Figure 5-2 Example of a Hardware Report



5.6Viewing I/O
BoardsTo view a list of installed I/O boards, double-click the name of your
UEI-PIO-1010 (e.g., IOM-####) in the Device Tree panel. Click any available
I/O board to display details in the Settings panel (see Figure 5-3).

RowerDNA Explor	er	—	
<u>File E</u> dit <u>N</u> etwork <u>V</u> ie	w <u>H</u> elp		
14 🔲 🕵 🖻			
■ Host PC IOM-19370834 ©] MF-181	Model: MF-181 Info: MF, 8 subsystems S/N: 1279352 Mfg. Date: Dec 1, 2021 Cal. Date: Jan 17, 2022 Logic Ver.: 02.15.11 Dev. Num.: 0, Slot 0 Base Addr.: 0x54000000 IRQ: 3 ✓ Modifiable Al AO DI DO Serial I2C CT Input Range: ±80 V ▼		<u> </u>

Figure 5-3 Viewing Installed I/O Boards

Each I/O board has the following settings:

- Model: model number of the board. The base UEI-PIO-1010 system comes preinstalled with an MF-181 multifunction I/O board.
 NOTE: Many of the screenshots that appear in the following sections show an MF-101 in the device tree panel. The MF-181 module on the UEI-PIO-1010 is fully compatible with the MF-101 so the functionality in PowerDNA Explorer is the same.
- **Info:** key features of the device: A for analog, D for digital, In for input, Out for output, and the number of subsystems or channels available.
- S/N: device serial number.
- Mfg. Date: manufacturing date.
- Cal. Date: date of the last calibration.
- Logic Ver.: logic version programmed on the board's FPGA.
- **Dev. Num.:** device number used to address the board in your application.
- Base Addr.: for UEI internal use.
- IRQ: for UEI internal use.
- **Modifiable** is a checkbox which, when checked, allows parameters to be changed.

Other I/O board settings vary on a per-board basis.

5.6.1 Interacting with I/O Boards
 Boards
 PowerDNA Explorer can be used to learn about an I/O board's capabilities and to troubleshoot your application (e.g., isolating hardware vs programming issues). PowerDNA Explorer only supports basic functionality of the UEI-PIO-1010's MF-181 board. Only one subsystem can be active at any given time. Refer to Chapter 6, "Programming with the High-level API" or Chapter 7, "Programming with the Low-level API" in order to access additional features and to use multiple subsystems simultaneously.

The following sections provide information about interacting with the UEI-PIO-1010's MF-181 board.

5.6.2Displaying the
Pinout for I/OYou can quickly view a wiring diagram (Figure 5-4) for an I/O board by selecting
View » Show Wiring Diagram (or click the Show Wiring Diagram button).

Boards The same diagram is provided in the I/O board's user manual and datasheet. The user manual also includes pinout descriptions and wiring tips.



Figure 5-4 Example of a Wiring Diagram Display

5.6.3	Analog Input	To explore the analog input subsystem, select the AI tab (Figure 5-5) and click the Enable Analog Input button.
5.6.3.1	Configure Al	The following settings apply to all 16 analog input channels:
	Subsystem	 Input Range: programs the gain and voltage divider to achieve the selected range (refer to Table 6-2).
		• Moving Average : sets the number of samples used for the moving average. You must store the configuration for the new moving average to take effect. To save the configuration, click Store Configuration .
		 Use Differential Mode for All Channels: configures all channels to differential mode.



- **5.6.3.2 Read AI Data** To start data acquisition, click the **Read Input Data** button. The channel table contains the following columns:
 - **AInX**: read-only display of the channel number.
 - Name: a name or note that you wish to give to the channel.
 - **Differential**: sets the individual channel to differential mode. For example, in **Figure 5-5**, channels Aln0 and Aln1 read differential data from pins Aln0+/0 and Aln1+/-, while channels Aln2:13 read single-ended data from pins Aln4:15.
 - Value: displays the analog input data in volts.
 - **NOTE:** If the range is set to [-10, 10], [-2.5, 2.5], [-0.625, 0.625], or [-0.15625, 0.15625] (i.e., divider is disabled), ensure that all unused AIn pins are wired to AGnd.



Store Configuration	R	ead Input Data		
RowerDNA Explorer				
File Edit Network View	Help			
	R (
Host PC F IOM-118558 [0] MF-101 [1] MUX-461 [2] VR-608	Model: Info: S/N: Mfg. Date: Cal. Date: Logic Ver. Dev. Num. V Modifia	MF-101 MF, 8 subsystems 1255672 Jan 8, 2021 Jan 8, 2021 02.14.D7 0 ble	al 12C C	ΓΤΤΓ
	Enab Input Ra Moving	le Analog Input Inge: ±10 V ▼ Average: 64 ▼ Differential Mode For	All Channels	
		Name	Differential	Value
	Aln0	Analog Input 0		4,0126
	Aln1	Analog Input 1		-3,9168
	Aln2	Analog Input 2		-0.4780
	Aln3	Analog Input 3		3.4672
	Aln4	Analog Input 4		3.5168
	Aln5	Analog Input 5		-0.4416
	Aln6	Analog Input 6		-0.5039
	Aln7	Analog Input 7		3.5055
	Aln8	Analog Input 8		-0.4459
	Aln9	Analog Input 9		3.4804
				3.5165
	3 Aln10	Analog Input 10		
	Aln10 Aln11	Analog Input 10 Analog Input 11		-0.4538
	Aln10 Aln11 Aln12	Analog Input 10 Analog Input 11 Analog Input 12		-0.4538 -0.5037
	Aln10 Aln11 Aln12 Aln13	Analog Input 10 Analog Input 11 Analog Input 12 Analog Input 13		-0.4538 -0.5037 3.4761
	Aln10 Aln11 Aln12 Aln13 Aln14	Analog Input 10 Analog Input 11 Analog Input 12 Analog Input 13 Analog Input 14		-0.4538 -0.5037 3.4761
	Ain10 Ain11 Ain12 Ain13 Ain14 Ain15	Analog Input 10 Analog Input 11 Analog Input 12 Analog Input 13 Analog Input 14 Analog Input 15		-0.4538 -0.5037 3.4761
	Ain10 Ain11 Ain12 Ain13 Ain14 Ain15	Analog Input 10 Analog Input 11 Analog Input 12 Analog Input 13 Analog Input 14 Analog Input 15		-0.4538 -0.5037 3.4761

Figure 5-5 Power DNA Explorer AI Tab

- **5.6.4** Analog Output To explore the analog output subsystem, select the AO tab and click the Enable Analog Output button.
- 5.6.4.1 Write AO Data The AO Output subtab (Figure 5-6) contains the following:
 - **Output Range**: sets the voltage or current range for both channels. When you select a new range, the output value automatically reconfigures to midrange.
 - AOutX: read-only display of the channel number.

- Name: a name or note that you wish to give to the channel.
- Value: slider and numeric text field for setting the voltage or current of the corresponding output channel. The valid value range is shown in the **Output Range** display. The output value is written instantaneously when the slider is released or after pressing **Enter** in the numeric field.

Sector PowerDNA Explor	er	- 🗆 X
File Edit Network View	w Help	
Image: Post PC Image	Model: MF-101 Info: MF, 8 subsystems S/N: 1269599 Mfg. Date: May 24, 2021 Cal. Date: Nov 30, 0002 Logic Ver.: 02.14.FB Dev. Num.: 0, Slot 0 ✓ Modifiable Al AO DI DO Serial I2C CT TTL Enable Analog Output Output Range: ±5 V Guardian Output AOuto Analog Output 0 AOut1 Analog Output 1	

Figure 5-6 Power DNA Explorer AO Tab, Output Subtab

5.6.4.2 Read AO Guardian Diagnostics The AO Guardian subtab (**Figure 5-7**) provides access to diagnostic ADC data for both output channels. To read the Guardian diagnostic values, click the **Read Input Data** button.

The display contains the following columns:

- AInX: read-only display of the analog output channel number.
- Name: a name or note that you wish to give to the channel.
- Temp (C): DAC temperature
- Vsense+ (V): Voltage on AOutX
- Vsense- (V): Voltage on AGndX
- Vdpc+ (V): Supply voltage



	Re	ead Input Data					
Section 2010 A PowerDNA Explorer		/				—	×
<u>File Edit Network View</u>	Help						
14 🔲 🕵 👒 i							
Host PC	Model: MI Info: MI S/N: 12 Mfg. Date: M. Logic Ver.: 02 Dev. Num.: 0, Modifiable AI AO Enable A Output Ran	F-101 F, 8 subsystems 269599 ay 24, 2021 ov 30, 0002 2.14.FB Slot 0 DI DO Serial 1 malog Output ge: ±5 V ▼ Output	12C CT T	π.]			0.0
		Name	Temp (C)	Vsense+ (V)	Vsense- (V)	Vdpc+ (V)	
	Aln0	Analog Output 0	58.72	0.44	0.16	15.12	
	Aln1	Analog Output 1	52.91	0.01	0.02	14.97	

Figure 5-7 Power DNA Explorer AO Tab, Guardian Subtab

5.6.5Industrial
Digital InputTo explore the industrial digital input subsystem, select the DI tab (Figure 5-8)
and click the Enable Digital Input button.

Click **Read Input Data** to start data acquisition.

The DI panel contains the following settings and displays:

- 0 Level: slider and numeric text field for setting the logic level low threshold (between 0 to 55 V). The logic level changes from 1 to 0 when the input voltage transitions below the 0 Level. Click Store Configuration for the changes to take effect.
- 1 Level: Slider and numeric text field for setting the logic level high threshold (between 0 to 55 V). The logic level changes from 0 to 1 when the input voltage transitions above the 1 Level. Click Store Configuration for the changes to take effect.
- **DInX**: read-only display of the channel number.
- Name: a name or note that you wish to give to the channel.
- Guardian: displays the voltage data from the channel's ADC.
- **State**: displays the current state of the channel. This state is determined by comparing the ADC voltage to the configured 0 Level and 1 Level.
- State Debounced: displays the debounced state of the channel. This logic level must have held steady over the number of samples defined in the "Debouncer" column. Click Store Configuration for the changes to take effect.



• **Debouncer**: numeric text field to set the debouncing interval for the channel. This is the number of ADC samples required for a debounced state change (max 65535).

Store Configuration		Read Input Data	a			
RowerDINA Explore	er					- 🗆 X
File Edit Network View	/ <u>H</u> elp					
 Host PC IOM-224359 (0) MF-101 (1) AI-255 (2) DMM-261 	Model Info S/N Mfg. Date Cal. Date Logic Ver. Dev. Num. Modifia	: MF-101 : MF, 8 subsystems : 1269599 : May 24, 2021 : Nov 30, 0002 : 02.14.FB : 0, Slot 0 toble D DI DO Se	erial 12C (τη		
	Enat 0 Level: 1 Level:	ole Digital Input	2 4	.0 V .0 V		
		Name	Guardian	State	State Debounced	Debouncer
	DIn0	Digital Input 0	-0.0084V	0	0	0
	DIn1	Digital Input 1	12.6551V	1	1	0
	DIn2	Digital Input 2	0.0012V	0	0	0
	DIn3	Digital Input 3	-0.0084V	0	0	0
	DIn4	Digital Input 4	4 9765V	1	1	20
	DIn5	Digital Input 5	-0.0180V	0	0	0
	DIn6	Digital Input 6	-0.0276V	0	0	0
	DIn7	Digital Input 7	-0.0276V	0	0	0
	DIn8	Digital Input 8	0.0108V	0	0	0
	DIn9	Digital Input 9	-0.0084V	0	0	0
	DIn10	Digital Input 10	-0.0180V	0	0	0
	DIn11	Digital Input 11	-0.0276V	0	0	0
	DIn12	Digital Input 12	-0.0659V	0	0	0
	DIn13	Digital Input 13	-0.0276V	0	0	0
	DIn14	Digital Input 14	-0.0084V	0	0	0
	DIn15	Digital Input 15	-0.0180V	0	0	0

Figure 5-8 Power DNA Explorer DI Tab

5.6.6	Industrial Digital Output	To expl Enable	ore the industrial digital output subsystem, select the DO tab and click the Digital Output button.
5.6.6.1	Configure PWM	The DC propert	D PWM subtab (Figure 5-9) configures the following output channel ies:
		•	PWM Period : the period of the pulse-width modulated output in microseconds. Enter a number between 5 and 254200, press the Enter key, and click the Store Configuration button.
		•	DOutX: read-only display of the channel number.
		•	Name: a name or note that you wish to give to the channel.
		•	Mode: one of the following PWM modes:



- **PWM Disabled**: disables PWM on the output channel
- PWM Output: enables PWM on the output channel
- **Soft-Start**: When Output is switched from LOW to HIGH, the duty cycle gradually increases from 0% to the percentage specified in the Duty Cycle column over the specified Duration.
- **Soft-Stop**: When Output is switched from HIGH to LOW, the duty cycle gradually decreases from the percentage specified in the Duty Cycle column to 0% over the specified Duration.
- Push/Pull: one of the following modes:
 - Off: No push-pull setting
 - **Push**: act as sourcing switch
 - Pull: act as sinking switch
 - **Push-pull:** connect as both push and pull, but never at same time (circuit shown in **Figure 2-23**c)
- **Duty Cycle (%)**: Defines the duty cycle for "PWM Output" mode and the soft start and soft stop modes.
- Duration (ms): Defines the duration of the full "Soft-Start" or "Soft-Stop" cycle in milliseconds. This duration should be set longer than the PWM period.

- POWEIDINA Explorer							_
<u>F</u> ile <u>E</u> dit <u>N</u> etwork <u>V</u> iew <u>H</u> elp							
11 💽 🕵 🗣 11 📾							
E Host PC	Model: MF-101 Info: MF, 8 subs S/N: 1255673 Mfg. Date: Dec 21, 20 Cal. Date: Dec 21, 20 Cal. Date: Dec 21, 20 Logic Ver.: 02.14.D7 Dev. Num.: 0 ♥ Modifiable Al AO DI D Enable Digital Ou	systems D20 D20 Serial 12C CT TTL utput]				
	PWM Period 1000	000 µs					
	PWM Period 1000 PWM Output	000 µs					
	PWM Period 1000 PWM Output	Name Mode	Push/Pull	Duty Cycle	(%)	Duratio	n (ms)
	PWM Period 1000 PWM Output Dout0	Name Mode	Push/Pull ▼ Push/Pull	Duty Cycle	(%)	Duratio	n (ms) 1250
	PWM Period 1000 PWM Output Dout0 Dout1	Name Mode PWM Output PWM Disabled	Push/Pull Push/Pull Off	Duty Cycle	(%) 50.00 =	Duration	n (ms) 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2	Name Mode PWM Output PWM Disabled PWM Output	Push/Pull Push/Pull Off Off	Duty Cycle	(%) 50.00 = 50.00 =	Duration	n (ms) 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3	Name Mode PWM Output PWM Disabled PWM Output Soft-Start	Push/Pull Push/Pull Off Off Off Off	Duty Cycle	(%) 50.00 50.00 50.00	Duration	n (ms) 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout4	Name Mode PWM Output * PWM Disabled PWM Output Soft-Start Soft-Stap	Push/Pull Push/Pull Off Off Off Off Off	Duty Cycle	(%) 50.00 50.00 50.00 50.00		n (ms) 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout5	Name Mode PWM Output • PWM Disabled PWM Disabled	Push/Pull Push/Pull Off Off Off Off Off Off Off Off	Duty Cycle	(%) 50.00 50.00 50.00 50.00 50.00 50.00 50.00		n (ms) 1250 1250 1250 1250 1250 1250 1250
	PWM Output PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout5 Dout6 Dout6	Name Mode PWM Output PWM Disabled PWM Output Soft-Start Soft-Stop PWM Disabled PWM Disabled PWM Disabled	Push/Pull Off Off		(%) 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00	Duration	n (ms) 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Output PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout5 Dout6 Dout7	Name Mode PWM Output PWM Output Soft-Start Soft-Stop PWM Disabled PWM Disabled PWM Disabled PVM Disabled PVM Disabled	Push/Pull Off Of		(%) 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00	Duration	n (ms) 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output DOut0 DOut1 DOut2 DOut3 DOut4 DOut5 DOut6 DOut7 DOut8 DOut8	Name Mode PWM Output PWM Disabled	Push/Pull Off Of		(%) 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00 50.00		n (ms) 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output DOut0 DOut1 DOut2 DOut3 DOut6 DOut6 DOut6 DOut6 DOut8 DOut8	Name Mode PWM Output PWM Oisabled PWM Oisabled PWM Disabled	✓ Push/Pull Off Off Off		(%)	Duration	n (ms) 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output DOut0 DOut1 DOut2 Dout3 DOut6 DOut6 DOut7 DOut8 DOut8 DOut9 DOut9 DOut10	Name Mode PWM Output * PWM Disabled PWM Output Soft-Start Soft-Start Soft-Stop PVM Disabled PWM Disabled PWM Disabled PWM Disabled PWM Disabled PWM Disabled PWM Disabled PWM Disabled PWM Disabled		Duty Cycle	(%) (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%) 50.00 (%)		n (ms) 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3 Dout5 Dout6 Dout7 Dout8 Dout9 Dout9 Dout10 Dout11	Name Mode PWM Output PWM Output PWM Disabled			(%)		n (ms) 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout5 Dout6 Dout7 Dout8 Dout9 Dout9 Dout10 Dout11 Dout12	Name Mode PWM Output PWM Output PWM Disabled PWM Output Soft-Start Soft-Start Soft-Stop PWM Disabled PWM Disabled PWM Disabled	Push/Puli Push/Puli Off Off		(%) 50.00 50.0		n (ms) 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout5 Dout6 Dout7 Dout8 Dout9 Dout9 Dout10 Dout9 Dout10 Dout11 Dout12 Dout12 Dout13	Name Mode PWM Output PWM Output PWM Disabled PWM Disabled PWM Disabled PWM Disabled			(%) 50.00		n (ms) 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250 1250
	PWM Period 1000 PWM Output Dout0 Dout1 Dout2 Dout3 Dout4 Dout5 Dout6 Dout7 Dout8 Dout9 Dout9 Dout11 Dout12 Dout13	Name Mode PWM Output PWM Output Soft-Start Soft-Start PWM Disabled			(%) 50.00		n (ms) 1250

Figure 5-9 Power DNA Explorer DO Tab, PWM Subtab



- 5.6.6.2 Write to Digital The DO Output subtab (Figure 5-10) configures the following columns:
 - Ch X: read-only display of the channel number.
 - Name: a name or note that you wish to give to the channel.
 - **High**: sets the output state to 1 (high-side FET turned on, low-side FET turned off)
 - Low: sets the output state to 0 (high-side FET turned off, low-side FET turned on)
 - Tri: configures the channel as input-only (both FETs turned off)

RowerDNA Explore	r
<u>File Edit N</u> etwork <u>V</u> iew	<u>H</u> elp
Host PC Host PC [0] MF-118558 [0] MF-101 [1] MUX-461 [2] VR-608	Model: MF-101 Info: MF, 8 subsystems S/N: 1255672 Mfg. Date: Jan 8, 2021 Cal. Date: Jan 8, 2021 Logic Ver.: 02.14.FB Dev. Num.: 0 Modifiable AI AO DI DO Serial 12C CT TTL
	Enable Digital Output PWM Period 5000 µs PWM Output
	Name High Low Tri Ch 0 Image: Constraint of the stress of t

Figure 5-10 Power DNA Explorer DO Tab, Output Subtab



Output PWM

5.6.7RS-232/422/
485 PortTo explore the RS-232/422/485 subsystem, select the Serial tab and click
Enable Serial.

5.6.7.1 Configure The Serial Configuration subtab (**Figure 5-11**) contains the following settings:

• **Mode**: Configures the port mode to RS-232, RS-485 Full Duplex (compatible with RS-422), or RS-485 Half Duplex.

- **Baud**: Sets the baud rate in bits per second (bps). The minimum supported value is 300 bps. RS-232 mode supports rates up to 256 kbps, while RS-422/485 mode supports rates up to 2 Mbps.
- Parity: Sets the parity bit to None, Even Parity, or Odd Parity.
- Data Bits: Sets the number of data bits transferred with each frame.
- Stop Bits: Sets the number of STOP bits.
- Break Enabled: Holds the TX line at logic low.
- Loop-back Enabled: Connects RX and TX internally and disables external signals.
- **Timeout**: Defines the timeout period in milliseconds when no data is seen on the RX line
- **Terminate Messages By String**: A Read stops after this string has been found.

Press the Enter key after typing numerical inputs and click **Store Configuration** to write settings to hardware.

Click the **Start Bus** button to enable the serial port.

NOTE: If you change the port configuration, new settings do not take effect until you stop and restart the bus.



Serial Port

Store Co	nfiguration
RowerDNA Explorer	
File Edit Network View Help	
Image: Second state Image: Second state Image: Second state Image: Second state </th <th>Model: MF-101 Info: MF, 8 subsystems SN: 1255673 Mfg. Date: Dec 21, 2020 Cal. Date: Dec 21, 2020 Logic Ver: 02.14.D7 Dev. Num: 0 ✓ Modifiable AI AO DI DO Serial IZC CT TTL Enable Serial Start Bus Configuration Send/Receive Mode: RS-232 Baud: 57600 Parity: None Stop Bits: I</th>	Model: MF-101 Info: MF, 8 subsystems SN: 1255673 Mfg. Date: Dec 21, 2020 Cal. Date: Dec 21, 2020 Logic Ver: 02.14.D7 Dev. Num: 0 ✓ Modifiable AI AO DI DO Serial IZC CT TTL Enable Serial Start Bus Configuration Send/Receive Mode: RS-232 Baud: 57600 Parity: None Stop Bits: I

Figure 5-11 Power DNA Explorer Serial Tab, Configuration Subtab

- 5.6.7.2Send/Receive
DataThe Serial Send/Receive subtab (Figure 5-12) sends/receives either ASCII or
Hex characters, as selected in the "Format" drop-down menu.
 - **To Send Data**: Type either an ASCII string or Hex characters (separated by a space) into the text field next to the **Send** button. Click **Send** to write the data to the TX FIFO.
 - To Receive Data: The "Bytes Requested" field sets the number of bytes to request from the RX FIFO. This value takes effect immediately. Click Read Input Data and view the received messages in the display. If the RX FIFO has less data than requested, or if the termination string is encountered, the returned message will be filled in with 0x00. The Clear button clears the message display.

Figure 5-12 shows the results of a simple loop-back test. In this example, loop-back is enabled, three bytes of data are written to the TX FIFO, and two bytes of data are requested from the RX FIFO per read.



Read Input Data		
🔍 PowerDNA Explorer 🦳 🚽		×
<u>File Edit Network View Help</u>		
Image: Work + CC Model: MF-101 Image: MM-101 Image: MM-101 Image: MM	Send	

Figure 5-12 Power DNA Explorer Serial Tab, Send/Receive Subtab

- **5.6.8** I^2C Port To explore the I^2C subsystem, select the I^2C tab and click **Enable Serial**.
- **5.6.8.1 Configure I²C** The I²C Configuration subtab (**Figure 5-13**) contains the following settings: **Port Clock:** Sets the clock rate to 100 kHz 400 kHz or 1 MHz Both the
 - **Clock**: Sets the clock rate to 100 kHz, 400 kHz, or 1 MHz. Both the slave and master modules run at the same clock rate.
 - Enable Master: Enables the UEI-PIO-1010 master module.
 - Enable Slave: Enables the UEI-PIO-1010 slave module.
 - Enable BM Mode: Configures the slave module as a Bus Monitor.
 - Address: Sets the slave address in hex format (7-bit default).
 - **10-Bit**: Configures the slave address as a 10-bit value.

• **Default Data**: This data (specified in hex format) is loaded into the slave's 32-bit TX register and is automatically sent when the slave TX FIFO is empty.

Press the **Enter** key after typing numerical inputs and click **Store Configuration** to write settings to hardware. You can optionally **Reload Configuration** to read back and confirm the configuration.

Click the **Start Bus** button to enable the I^2C port. Note that you must stop and restart the bus after changing the configuration.

Power DNA Explorer I²C Panel, Configuration Tab

Store Configuration

		— П
Eile Edit Network View		
Host PC IOM-224359 IOM-724359 IOMF-101 IOMF-101 IOMF-261	Model: MF-101 Info: MF, 8 subsystems S/N: 1269599 Mfg. Date: May 24, 2021 Cal. Date: Nov 30, 0002 Logic Ver.: 02.14.FB Dev. Num.: 0, Slot 0 ✓ Modifiable Al AO DI DO Serial 12C Enable 12C Start Bus Configuration Send/Receive Clock: 100K ▼ Master (cor	troller): Slave (sensor): Master Enable Slave □ Enable BM Mode Address: 4A □ 10 Bit? Default Data: 0x12345678

•

Figure 5-13 Power DNA Explorer I²C Tab, Configuration Subtab

5.6.8.2 Read Command Example The following loop-back test writes to the slave module's TX FIFO and reads back the data using the master module.

- **1.** Enable both master and slave modules as shown in **Figure 5-13**. In this example, the slave address is set to 0x4A and its TX register is loaded with 0x12, 0x34, 0x56, and 0x78.
- **2.** As shown in **Figure 5-14**, use the "Write Slave FIFO" command to write 0xAA and 0xBB to the slave TX FIFO. Click **Send Command**.



AI AO DI DO Serial I2C CT 1	TTL
Enable I2C	
Stop Bus	
Configuration Send/Receive	
O Write Command: O Read Write Slave FIFO	Slave Address: 4A
Refresh every: 250 ms	Send Command

Figure 5-14 Write Slave FIFO Command

3. As shown in **Figure 5-15**, use the "Read" command to request 8 bytes from the slave at address 0x4A. Click **Send Command** and view the received data in the display window. The master receives the slave TX FIFO data, followed by the slave TX register data when the FIFO is empty. The display also shows the commands and data received by the slave (see Section 2.3.5.3.2). In this case no data was written to the slave.

Stop Bus	S			
Configura	ation S	iend/Receive		
Cor	mmand:	 Write Read Write Slave FIFO 	Slave Address: 4 Data to Send: 0 Bytes to Read/Write: 8	IA 10 Bit?
Ref	resh ever	y: 250 ms		Send Command

Figure 5-15 Read Command



5.6.8.3 Write Command Example

The following loop-back test uses the master module to write data to the slave module. The data is then read back from the slave's RX FIFO.

- **1.** Enable both master and slave modules as shown in **Figure 5-13**. In this example, the slave address is set to 0x4A.
- **2.** As shown in **Figure 5-16**, use the "Write" command to write 0xAA, 0xBB, 0xCC, and 0xDD to the slave at address 0x4A. Click **Send Command** and view the slave RX FIFO data in the display window. The received data includes bus conditions as described in Section 2.3.5.3.2.

Com	Write mand: O Read	Slave Address: 4A	10 Bit?
	O WriteBoad	Putos to Pood/Write: 4	
	- Wittencedu	bjtes to head/write.]
Refres	hevery: 250 ms		Send Comman
		L	

Figure 5-16 Write Command

5.6.8.4Read
Temperature
SensorThe DNx-TADP-101 and DNA-STP-MF-101 accessories connect an ADT7420
temperature sensor to the I2C port. The temperature sensor address is 0x48. To
read the temperature sensor:

1. As shown in **Figure 5-17**, send a "Write" command to setup the address pointer. Write 0x00 to read from the Tmsb register on the ADT7420

Comma	 Write and: Read WriteRead 	Slave Address: 48 10 Bit? Data to Send: 0x00 Bytes to Read/Write: 1
Refresh	every: 250 ms	, Send Comman

Figure 5-17 Setup Address for Temperature Sensor

2. As shown in **Figure 5-18**, send a "Read" command requesting two bytes. The ADT7420 encodes the temperature in a 13-bit number (discard the three LSBs). See the ADT7420 datasheet and/or the "Test Adapters User Manual" for information about converting the raw data to temperature.

O Write Command: Read WriteRead	Slave Address: 48
Refresh every: 250 ms	Send Command
Master Received: 0xd 0x1d0 Slave Received: 0x100 0x300	

Figure 5-18 Send Command to Read Temperature Sensor

5.6.9	Counter/Timer	To explore the counter/timer modules, open the CT tab and click Enable Counter/Timer .
5.6.9.1	Configure Count Mode and Sources	The UEI-PIO-1010 includes two independent counter/timer modules. Counter/ timer configuration and operation depends on the selected mode. PowerDNA Explorer supports the following modes:
		• Quadrature : counts pulses on the external Input. The count increases or decreases depending on the Gate signal. (Section 5.6.9.2)
		• Bin Counter : counts pulses on either the external Input or the internal 66 MHz clock over a 1 second interval. (Section 5.6.9.3)
		 PWM Output: generates a square wave on the Output. (Section 5.6.9.4)
		• Frequency : measures the frequency of the external Input over a user- configured time interval. (Section 5.6.9.5)
		You can route the counter's Gate, Input, and Output lines to any FET-based DIO or TTL DIO source listed in the drop-down menu. Click Store Configuration to program the source settings in hardware.
		NOTE: When using FET-based sources as the Input or Gate, always configure digital input levels in the DI tab (Section 5.6.5) and click Start Reading Input Data to enable the DI ADC.
5.6.9.2	Quadrature Mode	Quadrature Mode counts pulses on the Input Source. The count increases or decreases depending on the Gate Source. The Output Source is unused in this mode.
		The Quadrature mode settings are shown in Figure 5-19 .
		Click Store Configuration to write settings to hardware.
		After you Start the counter, data is returned in the Relative Position field. This represents the number of pulses on the Input Source in hexadecimal format. The data starts from 0xffffffff and counts up if the value from Gate Source=1. The data counts down if Gate=0.

Store Configuration	Read Input Data
RowerDNA explorer	
<u>File Edit N</u> etwork <u>View H</u> elp	
Interpretation [1] [1] [2] [2] [2] [2] [2] [2] [2] [2] [2] [2	Model: MF-101 Info: MF. 8 subsystems
— 🥗 [0] MF-101	S/N: 1255673
	Mfg. Date: Dec 21, 2020
	Cal. Date: Dec 21, 2020
	Logic Ver.: 02.14.D7
	Dev. Num.: 0
	✓ Modifiable
	AI AO DI DO Serial I2C CT TTL
	Enable Counter/Timer
	0 Level: 16.5 V
	1 Level: 38.5 V
	Counter 0 mode: Quadrature 💌 Start
	Gate Source TTL2 Input Source FET4 Output Source FET1
	Relative Position: counts
	Counter 1 mode: Quadrature 💌 Start
	Gate Source FET0 Input Source TTL0 Output Source FET1
	Relative Position: counts

Figure 5-19 PowerDNA Explorer CT Panel, Quadrature Mode

5.6.9.3	Bin Counter Mode	Bin Counter Mode counts pulses on the Input Source over a 1 second interval. Output Source is unused in this mode.
		The Bin Counter mode panel is shown in Figure 5-20 .
		Click Store Configuration to write settings to hardware.
		After you Start the counter, data is returned in the following displays:
		Counter Value: number of pulses over 1 second time interval



Store Configuration	Read Input Data
🔍 PowerDNA Explorer	
<u>F</u> ile <u>E</u> dit <u>N</u> etwork <u>V</u> iew <u>H</u> elp	
K I rr ite	
■ Host PC	Model: MF-101 Info: MF, 8 subsystems S/N: 1255673 Mfg. Date: Dec 21, 2020 Cal. Date: Dec 21, 2020 Logic Ver.: 02.14.D7 Dev. Num.: 0 ✓ Modifiable
	Al AO DI DO Serial I2C CT TTL Enable Counter/Timer 0 Level: 16.5 V 1 Level: 38.5 V
	Counter 0 mode: Bin Counter V Start Gate Source TTL2 V Input Source FET4 V Output Source FET1 V
	Counter Value:

Figure 5-20 PowerDNA Explorer CT Panel, Bin Counter Mode

5.6.9.4 PWM Output PWM Output Mode generates a square wave on the Output Source. Gate and Input Sources are unused in this mode.

The PWM Output mode panel (Figure 5-21) includes the following settings:

- Duty Cycle: Sets the duty cycle of the Output square wave.
- **Output Frequency**: Sets the desired frequency of the Output square wave, between 1 and 10,000 Hz.

Press the **Enter** key after typing numerical inputs and click **Store Configuration** to write settings to hardware.

After you **Start** the counter, PWM is output corresponding to the settings applied.

NOTE: For FET-based digital outputs, it is easier to generate PWM signals directly through the DO subsystem (Section 5.6.6).



Store Co	nfiguration
ReverDNA Explorer	
<u>File Edit Network View H</u> elp	
Host PC	Model: MF-101
P- ■ IOM-209975	Info: MF, 8 subsystems
_ ** [0] MF-101	S/N: 1255673
	Mfg. Date: Dec 21, 2020
	Cal. Date: Dec 21, 2020
	Logic Ver.: 02.14.D7
	Dev. Num.: 0
	✓ Modifiable
	AI AO DI DO Serial I2C CT TTL
	Enable Counter/Timer
	1 Level: 38.5 V
	Counter 0 mode: PWM Output 👻 Start
	Gate Source TTL2 V Input Source FET4 V Output Source FET1 V
	Duty Cycle: 50 % Output Frequency: 10000 Hz
	Counter 1 mode: PWM Output 👻 Start
	Gate Source FET0 V Input Source TTL0 V Output Source FET1 V
	Duty Cycle: 50 % Output Frequency: 1000 Hz
12	

Figure 5-21 PowerDNA Explorer CT Tab, PWM Output Mode

5.6.9.5Frequency
ModeFrequency Mode measures the frequency of the Input Source over a user-
configured time interval. The Output Source is unused in this mode.The Frequency mode panel (Figure 5-22) includes the following settings:

• **Measurement Period**: Time interval for the frequency measurement, between 1 and 32,537,631 microseconds.

Press the Enter key after typing numerical inputs and click **Store Configuration** to write the settings to hardware.



After you **Start** the counter, data is returned in the following displays:

• Measured Frequency: measured Input frequency in Hz.

PowerDNA Explorer File Edit Network View Help Mode: MF-101 Info: MF.8 subsystems SN: 1255673 Mg. Date: Dec 21, 2020 Cal. Date: Dec 21, 2020 Logic Ver: 02.14.D7 Dec W.Num: 0 Ø Modifiable Al AO DI DO Serial 12C CT TTL Enable Counter/Timer 0 Level: 16.5 V 1 Level: 38.5 V Counter 0 mode: Frequency ▼ Start Gate Source FET4 ♥ Output Source FET4 ♥ Output Sourc	Store Config	uration
Elle Edit Network Help Image: Network Image: Network Image: Network Image: Network Image: Host PC Image: Network Image: Network Image: Network Image: Host PC Image: Network Image: Network Node: Net-101 Image: Host PC Image: Network Node: Net-101 Image: Network Image: Network Image: Network Node: Network Node: Network Image: Network Image: Network Note: 21, 2020 Logic Ver: 02 / 214.D7 Dev. Num: 0 Image: Network Image: Network Node: Network Image: Network Image: Network Image: Network Note: Network	RowerDNA Explorer	
Image: Second	<u>File Edit Network View H</u> elp	
Host PC Model: MF-101 Info: MF, 8 subsystems S/N: 1255673 Mfg. Date: Dec 21, 2020 Cal. Date: Dec 21, 2020 Logic Ver: 02:14.D7 Dev. Num: 0 Image: Modifiable Al AO DI DO Serial 12C CT TTL Al AO DI DO Serial 12C CT TTL Enable Counter/Timer 0 Level: 16.5 ∨ 1 Level: 38.5 ∨ Counter 0 mode: Frequency ▼ Start Gate Source TTL2 ▼ Input Source FET4 ▼ Output Source FET1 ▼ Measurement Period: 0	K 🔲 🖪 🕄 🛤	
Measured Frequency: Hz	Host PC ← ■ IOM-209975 ← ● IOM-209975 ↓ ● ● IOM-209975	Model: MF-101 Info: MF, 8 subsystems S/N: 1255673 Mfg. Date: Dec 21, 2020 Cal. Date: Dec 21, 2020 Logic Ver.: 02.14.D7 Dev. Num: 0 ✓ Modifiable Al AO DI DO Serial 12C CT TTL Enable Counter/Timer 0 Level: 16.5 V 1 Level: 38.5 V Counter 0 mode: Frequency ▼ Start Gate Source TTL2 ▼ Input Source FET4 ▼ Output Source FET1 ▼ Measurement Period: 0 + µsec. Measured Frequency ▼ Start Gate Source FET0 ▼ Input Source TTL0 ♥ Output Source FET1 ▼ Measurement Period: 0 + µsec. Measurement Period: 0 + µsec. Measured Frequency ▼ Start Gate Source FET0 ▼ Input Source TTL0 ♥ Output Source FET1 ▼
	3	

Figure 5-22 PowerDNA Explorer CT Tab, Frequency Mode

5.6.10 Logic-Level DIO	To explore the TTL-level digital I/O subsystem, open the TTL tab and click Enable TTL .
5.6.10.1 Configure TTL	The TTL Configuration subtab (Figure 5-23) contains the following columns:
Port	• TTLX : read-only display of the channel number.
	• Name : a name or note that you wish to give to the channel.

• In/Out: radio button configures a channel pair as either Input or Output. DIO 0 and 1 are configured together, as are DIO 2 and 3. Click **Store Configuration** to program the new configuration


Store Configuration			
Sector PowerDNA Explore			
File Edit Network View Image: State			
Host PC • IOM-224359 • IOM-224359 • IOM-261 • IOM-224359 • IOM-261 • IOM-255 • IOM-261 • IOM-261	Model: MF-101 Info: MF, 8 subsystems S/N: 1269599 Mfg. Date: May 24, 2021 Cal. Date: Nov 30, 0002 Logic Ver.: 02.14.FB Dev. Num.: 0, Slot 0 ✓ Modifiable AI AO DI DO Serial I2C CT TTL Enable TTL Output Image: Instant of the series Image:		

Figure 5-23 PowerDNA Explorer TTL Tab, Configuration Subtab

5.6.10.2 Read TTL Port Click the **Read Input Data** button to read the state of all four TTL channels. The TTL Input subtab (**Figure 5-24**) contains the following columns:

- TTLX: read-only display of the channel number.
- Name: a name or note that you wish to give to the channel.
- **State**: displays the logic state of the channel



	Read Input Data
Sector PowerDNA Explorer	
File Edit Network View Image: State	
Host PC 	Model: MF-101 Info: MF, 8 subsystems S/N: 1269599 Mfg. Date: May 24, 2021 Cal. Date: Nov 30, 0002 Logic Ver.: 02.14.FB Dev. Num.: 0, Slot 0 ✓ Modifiable AI AO DI DO Serial 12C CT TTL Enable TTL Configuration Input Output TTL0 0 TTL2 1 TTL3 0

Figure 5-24 PowerDNA Explorer TTL Tab, Input Subab

5.6.10.3 Write TTL Data The TTL Output subtab (Figure 5-25) contains the following columns:

- TTLX: read-only display of the channel number.
- Name: a name or note that you wish to give to the channel.
- **State**: toggles the logic state of the channel. You can only write data on channels configured for Output.



🔍 PowerDNA Explorer		
<u>F</u> ile <u>E</u> dit <u>N</u> etwork <u>V</u> iew	v <u>H</u> elp	
14 🔲 🖪 🕏		
Host PC P- (0) MF-101 - (1) Al-255 (2) DMM-261	Model: MF-101 Info: MF, 8 subsystems S/N: 1269599 Mfg. Date: May 24, 2021 Cal. Date: Nov 30, 0002 Logic Ver.: 02.14.FB Dev. Num.: 0, Slot 0 ✓ Modifiable Al AO DI DO Serial 12C CT TTL	
	Enable TTL Configuration Input Output	
	Name State TTL0	

Figure 5-25 PowerDNA Explorer TTL Tab, Output Subtab



5.7Setting
TimeoutsYou can specify PowerDNA Explorer timeout intervals by opening the
File » Preferences dialog (Figure 5-26).

Preferences	×
PowerDNA Command Timeout: Firmware Update Timeout:	100 milliseconds 120 seconds
	Done

Figure 5-26 PowerDNA Explorer Timeout Preferences

The following timeout intervals can be changed:

- **PowerDNA Command Timeout** sets the length of time PowerDNA Explorer will wait for response from a CPU Module before giving up with an error. It defaults to 100 milliseconds.
- Firmware Update Timeout specifies the length of time PowerDNA Explorer will wait when updating firmware via Network » Update Firmware... The firmware timeout defaults to 120 seconds.



Chapter 6 Programming with the High-level API

This chapter provides the following information about programming the UEI-PIO-1010 using the UeiDaq Framework API:

- About the High-level API (Section 6.1)
- Example Code (Section 6.2)
- Create a Session (Section 6.3)
- Assemble the Resource String (Section 6.4)
- Configure the Timing (Section 6.5)
- Start the Session (Section 6.6)
- Analog Input Session (Section 6.7)
- Analog Output Session (Section 6.8)
- Industrial Digital Input Session (Section 6.9)
- Industrial Digital Output Session (Section 6.10)
- TTL Digital Input Session (Section 6.11)
- TTL Digital Output Session (Section 6.12)
- Counter Input Session (Section 6.13)
- Counter Output Session (Section 6.14)
- Diagnostics Session (Section 6.15)
- Serial Port Session (Section 6.16)
- I2C Port Session (Section 6.17)
- Stop the Session (Section 6.18)

6.1 About the High-level API

UeiDaq Framework is object oriented and its objects can be manipulated in the same manner from different development environments, such as C++, Python, MATLAB, LabVIEW, and more. The Framework is supported in Windows 7 and up. It is generally simpler to use compared to the low-level API, and it includes a generic simulation device to assist in software development. Therefore, we recommend that Windows users use the Framework unless unconventional functionality is required. Users programming for a non-Windows operating system should instead use the low-level API (Chapter 7).

For more detail regarding the Framework's architecture, please see the *"UeiDaq Framework User Manual"* located under:

Start » All Programs » UEI

For information on the Framework's classes, structures, and constants, please see the *"UeiDaq Framework Reference Manual"* located under:

Start » All Programs » UEI



6.2 Example UeiDaq Framework is bundled with examples for supported programming languages. The example code is located under:

C:\Program FIles (x86)\UEI\Framework

The examples can be accessed via the Windows Start Menu. For example:

Start » All Programs » UEI » Visual C++ Examples

Unlike the low-level examples, Framework examples are board-agnostic, e.g., the "AnalogInBuffered" example works across all UEI analog input layers which support the Advanced Circular Buffer (ACB) data acquisition mode.

Each high-level example follows the same basic structure. Subsystem configuration (Step 3) and reading and writing of data (Step 6) are specific to particular subsystems so that information is presented in sections that are tailored to that subsystem.

- **1.** Create a session (Section 6.3).
- **2.** Assemble the resource string (Section 6.4).
- **3.** Configure the session for a particular device and subsystem (Section 6.7 through Section 6.17).
- **4.** Configure the timing (Section 6.5).
- 5. Start the session (Section 6.6).
- 6. Read or write data (Section 6.7 through Section 6.17).
- 7. Stop the session (Section 6.18).

This chapter presents examples using C++ API, but the concepts are the same no matter which programming language you use. The *"UeiDaq Framework User Manual"* provides additional information about programming in other languages.

6.3Create a
SessionThe session object manages all communications with the UEI-PIO-1010.
Therefore, the first step is always to create a new session.

//create a session object

CUeiSession mySession;

NOTE: If you want to use multiple subsystems on the UEI-PIO-1010 (for example simultaneous analog input and output), you will need to create a new session for each subsystem. Therefore, example sessions for each subsystem will be given unique names.

6.4 Assemble the Resource String Each session is dedicated to a specific subsystem within the device. Framework uses a resource string to link the session to the hardware. The resource string syntax is similar to a web URL; it should not have any spaces and is case insensitive.

"<device class>://<IP address>/<device number>/<subsystem><channel list>"

 <device class> - By default, Framework examples open with a generic simulated device. To use the UEI-PIO-1010, set the device class to pdna.

- <IP address> IP address of the IOM.
- <device number> position of the UEI-PIO-1010 within the chassis, relative to the other I/O boards.
- <subsystem> one of the following UEI-PIO-1010 subsystems:
 - Ai: analog input session (Section 6.7)
 - Ao: analog output session to generate voltage and/or current (Section 6.8)
 - Di0: industrial digital input session to configure all 16 lines (Section 6.9)
 - Diline0: industrial digital input session to configure selected lines (Section 6.9)
 - Do0: industrial digital output session to configure all 16 lines (Section 6.10)
 - Doline0: industrial digital output session to configure selected lines (Section 6.10)
 - Dil: TTL digital input session (Section 6.11)
 - Do1: TTL digital output session (Section 6.12)
 - Ci: counter input session to count events or measure pulse width and period (Section 6.13)
 - Co: counter output session to generate pulses and pulse trains (Section 6.14)
 - Diag: diagnostic session to read from analog output and DIO ADCs (Section 6.15)
 - Com: serial port session to send/receive RS-232/422/485 data (Section 6.16)
 - I2C: session to send/receive I²C master/slave data (Section 6.17)
- <channel list> desired lines or ports within the selected subsystem, either as a comma-separated list of numbers or a range. If the subsystem name ends in a number, separate the subsystem and channel list with a forward slash.

Example 1

Here are two valid resource strings for selecting analog input lines 0,1,2,3 on device 1 at IP address 192.168.100.2:

- "pdna://192.168.100.2/Dev1/Ai0,1,2,3"
- "pdna://192.168.100.2/Dev1/Ai0:3"

Example 2

The following resource string selects TTL digital input port 0 on device 1 at IP address 192.168.100.2:

• "pdna://192.168.100.2/Dev1/Di1/0"

Refer to Section 6.7 through Section 6.17 for details on configuring the different types of subsystems.



6.5 Configure the Timing Only Point-by-Point data acquisition mode can be used to transfer data between a Framework application and the UEI-PIO-1010. Additional modes are supported by the low-level API (Chapter 7).

DAQ Mode	Aln	AOut	DIn	DOut	Serial	I2C
Point-by-Point	•	٠	٠	•	•	•
ACB						
RtDMap						
RtVMap						
ADMap						
AVMap						

Table 6-1 DAQ Modes supported by the High-level API

Point-by-Point mode transfers one sample at a time to/from each configured channel of the I/O board. The delay between samples is controlled by the host application (e.g., by using a Sleep function), thus limiting the data transfer rate to a maximum of 100 Hz. This mode is also known as immediate mode or simple mode.

All Framework sessions on a board should be configured with the same timing mode, i.e. Point-by-Point mode on the UEI-PIO-1010:

//configure session to use Point-by-Point DAQ mode

mySession.ConfigureTimingForSimpleIO();

Repeat for each session in the application.

NOTE: ConfigureTimingForMessagingIO() is only supported by SL-50x and CAN boards. It is NOT available on the UEI-PIO-1010.

6.6 Start the After the session is configured, you can start the session manually: Session

//Start the session.

mySession.Start();

If you don't explicitly start the session, it will start automatically the first time you try to transfer data.



- 6.7 Analog Input The session may be configured to access the analog input (Ai) subsystem. Session
- 6.7.1 Add Input Channels The CreateAIChannel() method adds a new channel for each analog input specified in the resource string. Single-ended inputs are numbered 0...15 and differential-ended inputs are numbered 0...7. It is possible to call CreateAIChannel() multiple times to add channels with different gains or input modes.

```
//Configure ch[0:2] to read differential inputs 0, 1, and 2.
//Set gain to 1x (-10V to 10V range when voltage divider is disabled).
```

```
aiSession.CreateAIChannel("pdna://192.168.100.2/Dev1/Ai0:2",
-10, 10, UeiAIChannelInputModeDifferential);
```

//Configure ch[3:11] to read the remaining inputs in single-ended mode.

```
aiSession.CreateAIChannel("pdna://192.168.100.2/Dev1/Ai7:15",
-10, 10, UeiAIChannelInputModeSingleEnded);
```

The min and max parameters in CreateAIChannel() configure the channel gain. Table 6-2 shows the supported min/max values and their corresponding gain settings. For example, setting [min, max] to either [-10, 10] or [-80, 80] configures the gain to x1.

Gain	Without divider	With divider
x1	[-10, 10]	[-80, 80]
x4	[-2.5, 2.5]	[-20, 20]
x8	[-0.625, 0.625]	[-5,5]
x64	[-0.15625, 0.15625]	[-1.25, 1.25]

Table 6-2 Analog Input Ranges (Volts)

When reading input channels, saturation or clipping can occur if the gain is too high, making the value appear stuck at the highest or lowest value. Try a lower gain value, or begin with x1. If you accidentally create a channel with unsupported values, the board will be programmed with the closest supported gain.

NOTE: To use the input ranges in the "With divider" column, you must also enable the voltage divider (see Section 6.7.2 below). Setting [min, max] to [-80, 80], [-20, 20], [-5, 5], or [-1.25, 1.25] only programs the gain; it does not automatically enable the divider.



6.7.2 Enable When enabled, the voltage divider reduces the voltage on the channel by a factor of 8. It is also a convenient way to tie unused input pins to ground, as is required on the UEI-PIO-1010 (see Section 2.3.7.1.2). The divider is enabled or disabled individually for each channel.

//Enable voltage divider on every channel in the session.
for (int ch = 0; ch < aiSession.GetNumberOfChannels(), ch++)
{
 CUeiAIChannel* aichannel =
 dynamic_cast<CUeiAIChannel*>(aiSession.GetChannel(ch));
 aichannel->EnableVoltageDivider(true);
}

NOTE: Use the GetChannel() method to obtain a pointer to a channel, rather than CUeiAIChannel* aichannel = aiSession.CreateAIChannel().CreateAIChannel() returns a pointer to only the first channel in the list.

- 6.7.3 Add Timestamp the data by adding a ts channel as the last channel in the resource string: "pdna://192.168.100.2/Dev1/Ai0:2,ts". The units will be in seconds. Note that there are no spaces in a properly formatted resource string.
- 6.7.4 Configure Moving Average
 Average
 Enabling the moving average can smooth out noise from the sensor input line. The number of samples used for the moving average may be set to 0, 2, 4, 8, 16, 32, 64, 128, or 256. The default window size is 0 (turned off/average every sample). Moving average samples are acquired at the analog input subsystem clock rate (default 2 kHz).

//Set moving average window size to 128 samples.

aichannel->SetMovingAverageWindowSize(128);

6.7.5 Read Data Reading data is done using a reader object. An Analog Raw Reader returns the calibrated binary data and an Analog Scaled Reader returns the data converted to volts. The following example code shows how to create a scaled reader object and read input voltages.

//Create a reader object and link it to the session's data stream. CUeiAnalogScaledReader aiReader(aiSession.GetDataStream()); //Buffer must be large enough to contain one sample per channel. double data[16]; //Read one sample per channel. aiReader.ReadSingleScan(data);



- 6.8 Analog The session may be configured to access the analog output (Ao) subsystem. Output Session
- 6.8.1 Configure The two analog outputs on the UEI-PIO-1010 are independently configurable as either voltage or current outputs. Channels
- **6.8.1.1 Voltage Output** Use the CreateAOChannel() method to add a new voltage output channel to the session. The channel is linked to the output line(s) specified in the resource string.

```
//Configure ch[0] to output voltage on AOut 0 in the -10V to 10V range.
aoSession.CreateAOChannel("pdna://192.168.100.2/Dev1/Ao0", -10, 10);
```

Voltage output ranges (V):

- [-5, 5]
- [-10, 10]

If you accidentally create a channel with unsupported min or max values, the board will be programmed with the closest supported range.

6.8.1.2 Current Use the CreateAOCurrentChannel() method to add a new current output channel.

//Configure ch[1] to output current on AOut 1 in the 4mA to 20mA range.
aoSession.CreateAOCurrentChannel("pdna://192.168.100.2/Dev1/Ao1",
 4, 20);

Current output ranges (mA):

- [0, 20]
- [4, 20]
- [-1, 22]

6.8.2 Write Data Writing data is done using a writer object. An Analog Raw Writer sends binary data straight to the D/A converter. An Analog Scaled Writer accepts data in units of volts or milliamps, depending on the channel configuration, and automatically converts the scaled data to binary.



The following example code shows how to create a scaled writer object and write a single set of data. Assume both channels are configured for voltage output in the \pm 10 V range.

//Create a writer object and link it to the session's data stream. CUeiAnalogScaledWriter aoWriter(aoSession.GetDataStream()); //Buffer contains one value per channel. double data[2] = {-2.5, 7.5}; //Write -2.5V to ch[0] and 7.5V to ch[1] aoWriter.WriteSingleScan(data);

- **NOTE:** The UEI-PIO-1010 does not support the CreateAOWaveform() method. Instead, you must manually generate waveform data and load it into the data buffer.
- 6.8.3 Read You can read temperature and voltage from the analog output ADCs through a separate Diagnostic session (Section 6.15). Data



- 6.9 Industrial The session may be configured to access the industrial digital input (Di0 or Digital Input Session Diline0) subsystem.
- 6.9.1 Configure The CreateDIIndustrialChannel() method adds FET-based digital input channels, sets their hysteresis thresholds, and programs a debouncer to eliminate glitches and spikes.

NOTE: When configuring UEI-PIO-1010 channels as both industrial digital inputs and industrial digital outputs, the inputs must be configured before the outputs.

CUeiDIIndustrialChannel* CreateDIIndustrialChannel(std::string resource, double lowThreshold, double highThreshold, double minPulseWidth);

- resource Resource string specifying the port (Section 6.9.1.1) or the line (Section 6.9.1.2)
- lowThreshold Logic level changes from 1 to 0 when the input voltage falls below the low hysteresis threshold.*
- highThreshold Logic level changes from 0 to 1 when the input voltage rises above the high hysteresis threshold.*
- minPulseWidth Debouncer only allows a state change when the input has remained stable at the new level for this number of milliseconds. Use 0.0 to disable the debouncer. The maximum allowable value for minPulseWidth width is 327 ms. If a larger value is passed to this method, a value of 327 ms will be used.

*If the signal is in between the low and high thresholds, the detector maintains the previous logic level.

6.9.1.1 Adding a Port Using Di0 in the resource string adds the entire digital input port to one channel.

//Configure DI00:15 with low threshold=2.0 V, high threshold=5.0 V, and debouncing interval=1.0 ms.



You can reconfigure individual lines using methods in the CUeiDIIndustrialChannel class.

//Get pointer to input port (channel index = 0)

CUeiDIIndustrialChannel* diPort =
 dynamic cast<CUeiDIIndustrialChannel*>(diSession.GetChannel(0));

//Change DIO7 configuration to low threshold=1.5 V, high threshold=3.5V, and debouncing interval=2.0 ms.

```
diPort->SetLowThreshold(7, 1.5);
diPort->SetHighThreshold(7, 3.5);
diPort->SetMinimumPulseWidth(7, 2.0);
```

6.9.1.2 Adding Alternatively, you can configure a subset of lines by specifying Diline0 in the resource string and appending the desired line numbers. Note that all digital input channels should be initially configured in a single call to CreateDIIndustrialChannel().

Calling CreateDIIndustrialChannel() multiple times on the same session will result in only the channels in the final call being added to the session.

//Configure DIO2:3 and DIO7:10 initially with the same hysteresis
//thresholds and debounce interval.

CUeiDIIndustrialChannel* diLines = diSession.CreateDIIndustrialChannel
("pdna://192.168.100.2/Dev1/Diline0/2:3,7:10", 2.0, 3.0, 1.0);

This will create a number of CUeiDIIndustrialChannel instances equal to the number of specified digital input lines. Per-channel configuration can then be performed on the channels. The order of channels is the same order in which the channels appeared in the resource string. Note that the <line> parameter when setting channel parameters is always 0 when using the "DiLine" session type. The following example sets the low threshold for each of the digital input lines specified in the resource string above.

```
//Set channel index 0 (line 2 in the resource string) low threshold to 0 V
((CUeiDIIndustrialChannel*)session.GetChannel(0))->SetLowThreshold(0, 0.0);
// Set channel index 1 (line 3 in the resource string) low threshold to 1 V
((CUeiDIIndustrialChannel*)session.GetChannel(1))->SetLowThreshold(0, 1.0);
// Set channel index 2 (line 7 in the resource string) low threshold to 2 V
((CUeiDIIndustrialChannel*)session.GetChannel(2))->SetLowThreshold(0, 2.0);
// Set channel index 3 (line 8 in the resource string) low threshold to 3 V
((CUeiDIIndustrialChannel*)session.GetChannel(3))->SetLowThreshold(0, 3.0);
// Set channel index 4 (line 9 in the resource string) low threshold to 4 V
```



```
//Set channel index 0 (line 2 in the resource string) low threshold to 0 V
((CUeiDIIndustrialChannel*)session.GetChannel(4))->SetLowThreshold(0, 4.0);
// Set channel index 5 (line 10 in the resource string) low threshold to 5 V
((CUeiDIIndustrialChannel*)session.GetChannel(5))->SetLowThreshold(0, 5.0);
```

6.9.2 Read Data Reading data is done using a Digital Reader object. This is created using the session's data stream object. Digital data is stored in a 16-bit integer buffer. The reader reads from all lines in the port, even if Diline configured only a subset of lines.

> //Create a reader object and link it to the session's data stream. CUeiDigitalReader diReader(diSession.GetDataStream());

6.9.2.1 Read DI Port When reading industrial digital input data from a Di0 session, use uInt16 data. A single uInt16 will be returned with the low/high debounced status mask of all 16 channels.

```
//Read state of DIO0:15
```

```
uInt16 data;
diReader.ReadSingleScan(&data);
```

6.9.2.2 Read Specific DI Lines When reading industrial digital input data from a Diline0 session, use uInt16 data. A number of uInt16 values will be returned that will be equal to the number of configured channels. Only bit 0 of each 16-bit value should be used (0 is low, 1 is high).

```
//Read state of DIO0:15
```

```
uInt16* digitalState = new uInt16[session.GetNumberOfChannels()];
diReader.ReadSingleScan(digitalState);
```

- **NOTE:** If you are simultaneously running a digital output session, ensure that the output mask is disabled for the input-only lines. Otherwise, the reader will return the values written to the port.
- 6.9.3 Read Input You can read voltage from the DIO ADCs by creating a separate Diagnostic session (Section 6.15).



- 6.10 Industrial The session may be configured to access the industrial digital output (DoO or DolineO) subsystem. Because sessions are unidirectional, you will need a dedicated output session even though output and input share the same physical port.
- 6.10.1 Configure The CreateDOIndustrialChannel() method adds FET-based digital output channels and configures PWM on those channels.

NOTE: When configuring UEI-PIO-1010 channels as both industrial digital inputs and industrial digital outputs, the inputs must be configured before the outputs.

CUeiDOIndustrialChannel* CreateDOIndustrialChannel(std::string resource, tUeiDOPWMMode pwmMode, uInt32 pwmLengthUs, uInt32 pwmPeriodUs, double pwmDutyCycle);

- resource Resource string specifying the port (Section 6.10.1.1) or the line (Section 6.10.1.2)
- pwmMode Type of pulse train to output (Section 6.10.1.4)
- pwmLengthUs Total duration of soft start and/or soft stop pulse train in microseconds; ignored in other PWM modes
- pwmPeriodUs Period in microseconds; min 5 μs, max 254200 μs
- pwmDutyCycle Duty cycle between 0.0 and 1.0

6.10.1.1 Add a Port Using $D \circ 0$ in the resource string adds the entire digital output port to one channel.

//Configure DIO0:15 for output with no PWM. The last 3 parameters are ignored when PWM is disabled.

doSession.CreateDOIndustrialChannel("pdna://192.168.100.2/Dev1/Do0", UeiDOPWMDisabled, 0, 0, 0);

> All outputs in the channel are enabled by default. You can selectively enable/ disable outputs with a 16-bit output mask (LSB is DIO0).

NOTE: If you are simultaneously running a digital input session, ensure that the output mask is disabled (i.e. set to 0) for the input-only channels.

```
//Get pointer to output port (channel index = 0)
CUeiDOIndustrialChannel* doPort =
   dynamic_cast<CUeiDOIndustrialChannel*>(doSession.GetChannel(0));
//Enables output on DIO0:7. DIO8:15 are configured as input-only.
doPort->SetOutputMask(0xff);
```



PWM features are configurable on a line-by-line basis.

```
//Configure DIO1 for a soft start; period = 80us and duration = 2000us
doPort->SetPWMMode(1, UeiDOPWMSoftStart);
doPort->SetPWMPeriod(1, 80);
doPort->SetPWMLength(1, 2000);
```

6.10.1.2 Add Selected Alternatively, you can configure a subset of lines by specifying Doline0 in the Lines resource string and appending the desired line numbers.

```
//Configure DI02:3 and DI04:7 with 25% and 50% duty cycles respectively.
doSession.CreateDOIndustrialChannel("pdna://192.168.100.2/Dev1/Doline0/
  2:3", UeiDOPWMContinuous, 1000, 50, 0.25);
doSession.CreateDOIndustrialChannel("pdna://192.168.100.2/Dev1/Doline0/
  4:7", UeiDOPWMContinuous, 1000, 50, 0.5);
```

This approach creates one channel per line. Unlike a Do0 line, each Doline is reconfigured using a unique channel index as follows:

//Get pointer to DIO4. DIO4 is ch3 in the list created above.

CUeiDOIndustrialChannel* dochannel = dynamic cast<CUeiDOIndustrialChannel*>(doSession.GetChannel(3));

//Set DIO3 period to 200 us (pass in 0 for the line parameter)

dochannel->SetPWMPeriod(0, 200);

However, even if you configured only a subset of lines, the output mask applies to all 16 lines. You can use the same output mask code shown in Section 6.10.1.1. It does not matter which channel calls SetOutputMask().

6.10.1.3 Configure Pull-up/down Resistors

You can connect a DIO line to Vcc and/or Gnd (Figure 2-9).

- UeiDigitalTerminationNone no termination
- UeiDigitalTerminationPullUp enable only pull-up resistor
- UeiDigitalTerminationPullDown enable only pull-down resistor
- UeiDigitalTerminationPullUpPullDown enable both pull-up and pull-down resistor

//Connect pull-up resistor between DIO1 and Vcc.

doPort->SetTermination(1, UeiDigitalTerminationPullUp);

6.10.1.4 PWM Modes Choose one of the following options for the pwmMode input parameter:

- UeiDOPWMDisabled disable PWM
- UeiDOPWMSoftStart generate a pulse train after writing 1 if its previous state was 0. The PWM duty cycle gradually increases from 0% to pwmDutyCycle **over** pwmLengthUs.



- UeiDOPWMSoftStop generate a pulse train after writing 0 if its previous state was 1. The PWM duty cycle gradually decreases from pwm-DutyCycle to 0% over pwmLengthUs.
- UeiDOPWMSoftBoth generate a pulse train for both a low-to-high and high-to-low transition.
- UeiDOPWMContinuous continuously generates a pulse train with pwmDutyCycle. The output mask and write operations are ignored in this mode. When writing to digital outputs, ensure that a 1 is written to any output that is configured for UeiDOPWMContinuous mode.
- UeiDOPWMGated generates a pulse train with pwmDutyCycle only when a 1 is written to the output.

6.10.1.5 Configure PWM Push/ Pull You can specify which FETs are switched by the PWM output: • UeiDOPWMOutputPush - switch only high-side FET

- UeiDOPWMOutputPull switch only low-side FET
- UeiDOPWMOutputPushPull switch both FETs
- UeiDOPWMOutputOff no PWM applied to either FET

//Enable PWM on only high-side FET of DIO1.

doPort->SetPWMOutputMode(1, UeiDOPWMOutputPush);

6.10.2 Write Data Writing data is done using a a Digital Writer object. Digital data is written as a 16-bit integer. The writer updates all lines in the port, even if Doline configured only a subset of lines. FET-based outputs should be enabled using SetOutputMask(), else the data for those bits will be ignored.

//Create a writer object and link it to the session's data stream. CUeiDigitalWriter doWriter(doSession.GetDataStream()); //Write a 1 on DI015:8 and a 0 on DI07:0. uInt16 data = 0xff00; doWriter.WriteSingleScan(&data);

6.10.3 Read Output You can monitor digital outputs using an analog input session, as described in Section 6.9.3.



- 6.11 TTL Digital The session may be configured to access the TTL digital input (Di1) subsystem. Input Session
- 6.11.1 Configure Input Port The UEI-PIO-1010 has only one TTL input port, so the resource string should specify port 0 as shown in the code below. The TTL input port includes all four TTL lines and the TRIGIN line. Unlike an industrial digital session, you cannot configure a TTL session to only access a subset of lines.

//Configure session to read the TTL input port.

ttliSession.CreateDIChannel("pdna://192.168.100.2/Dev1/Di1/0");

6.11.2 Read Data Reading data is done using a Digital Reader object. Digital data is stored in a 16-bit integer buffer. Bits 0:3 are TTL lines 0:3 and Bit 4 is TRIGIN. The other bits are currently reserved.

//Create a reader object and link it to the session's data stream.

CUeiDigitalReader diReader(ttliSession.GetDataStream());

//Read state of all lines in the port. A scan returns a 16-bit integer.

uInt16 data[1]; diReader.ReadSingleScan(data);



- 6.12 TTL Digital The session may be configured to access the TTL digital output (Dol) subsystem. Session
- 6.12.1 Configure Output Port The UEI-PIO-1010 has only one TTL output port, so the resource string should specify port 0 as shown in the example below. The TTL output port includes all four TTL lines and the TRIGOUT line. TRIGOUT is always enabled. TTL outputs are enabled or disabled in pairs (TTL0-1 and TTL2-3) using a bitwise mask that can be set by calling SetOutputMask(). If you try to enable only one line in a pair, both outputs will be enabled. Failure to enable the TTL lines will result in the data for those bits being ignored.

//Configure session to use the TTL output port.

ttloSession.CreateDOChannel("pdna://192.168.100.2/Dev1/Do1/0");

//Obtain pointer to the output channel (only one channel in this case).

CUeiDOChannel* dochannel =

dynamic_cast<CUeiDOChannel*>(ttloSession.GetChannel(0));

//Enable output on TTL3 and TTL2. TTL1 and TTL0 are set as input-only.

dochannel->SetOutputMask(0xc);

6.12.2 Write Data Writing data is done using a Digital Writer object. Digital data is written as a 16bit integer: Bits 0:3 are TTL lines 0:3, Bit 4 is TRIGOUT, and the other bits are unused. TTL lines must first be enabled as described in Section 6.12.1.

//Create a writer object and link it to the session's data stream. CUeiDigitalWriter doWriter(ttloSession.GetDataStream()); //Set TRIGOUT=1, TTL3=0, TTL2=0, TTL1=1, and TTL0=0. uInt16 data = 0x12; doWriter.WriteSingleScan(&data);



6.13 Counter Input The session may be configured to access the counter input (Ci) subsystem. Session

6.13.1 Add Input The CreateCIChannel() method adds counter input channels and sets basic configuration parameters.

CUeiCIChannel* CreateCIChannel(std::string resource, tUeiCounterSource source, tUeiCounterMode mode, tUeiCounterGate gate, Int32 divider, Int32 inverted);

- resource Resource string for counter 0 or counter 1
- source Set CLKIN to either the internal 66MHz clock or an external input pin (Section 6.13.2)
- mode Counting mode (Section 6.13.3)
- gate Use either an external or a software gate to enable the counter
- divider Prescaler divides source signal by this factor; default = 1
- inverted TRUE to invert source signal

```
//Configure counter 0 to count events on an external pin.
//An internal gate starts the count immediately.
//Source is divided by 2 and not inverted.
```

```
ciSession.CreateCIChannel("pdna://192.168.100.2/Dev1/Ci0",
    UeiCounterSourceInput, UeiCounterModeCountEvents,
    UeiCounterGateInternal, 2, false);
```

6.13.2 Route Counter to DIO Pins The counter's CLKIN, GATE, and CLKOUT lines can be internally routed to the following pins:

- fetX Industrial DIO pins, e.g. "fet3" for DIO3
- ttlX TTL DIO pins, e.g. "ttl3" for TTL3
- trigin TRIGIN pin (CLKIN or GATE only)
- trigout TRIGOUT pin (CLKOUT only)
- **syncX** Sync pins 0-3 (CLKIN or GATE only)

The external CLKIN pin is only used when the counter is configured with source = UeiCounterSourceInput. Similarly, the GATE pin is only used when the counter is configured with gate = UeiCounterGateExternal.

```
//Obtain pointer to the input channel (only one channel in this case).
CUeiCIChannel* counter =
   dynamic_cast<CUeiCIChannel*>(ciSession.GetChannel(0));
//Route CLKIN to DIO5.
//Route GATE to DIO3.
//Route CLKOUT to TRIGOUT and TTL3.
counter->SetSourcePin("fet5");
counter->SetGatePin("fet3");
counter->SetOutputPins("trigout,ttl3");
```



www.ueidaq.com 508.921.4600

You can set up an optional input debouncer for CLKIN and GATE. The maximum allowable value for the minimum pulse width is 7.94 ms. If a larger value is passed to either of these methods, a value of 7.94 ms will be used.

```
//Allow state change only when inputs have stayed stable for 1.0ms.
counter->SetMinimumSourcePulseWidth(1.0);
counter->SetMinimumGatePulseWidth(1.0);
```

For fetX inputs, you must also create a separate industrial digital input session (Section 6.9). This configures and starts up the A/D converter.

//Create new session.

CUeiSession diSession;

//Configure session to read from FET-based digital inputs. //Low threshold = 2.0V, high threshold = 3.0V, debouncer interval = 1.0ms

diSession.CreateDIIndustrialChannel("pdna://192.168.100.2/Dev1/Di0", 2.0, 3.0, 1.0);

//Configure timing for Point by Point DAQ mode.

diSession.ConfigureTimingForSimpleIO();

You do not need a separate session for TTL-level inputs (ttlX, trigin, trigout, syncX), nor do you need one for outputs. If you are simultaneously running a digital output session and want to read in external inputs, remember to disable the output mask on input-only lines. The counter session automatically overrides digital output session settings on output lines.

- **NOTE:** CLKOUT should always be routed to an external pin, even if the counter is only used for input. CLKOUT remains high during a counter input session.
- 6.13.3 Counter Input

Choose one of the following options for the mode parameter:

Modes

- UeiCounterModeCountEvents Count pulses on an external pin, or use as a timer by counting internal clock cycles
- UeiCounterModeBinCounting Count pulses over a user-speci-٠ fied time interval (Section 6.13.3.1)
- UeiCounterModeMeasurePulseWidth -Count the number of 66 MHz clocks while the input signal is high
- UeiCounterModeMeasurePeriod Count the number of 66 MHz clocks over the specified number of periods (Section 6.13.3.2). The number of clock ticks returned will actually have occurred over the specified number of periods plus 1, e.g., if 10 periods are specified, then the returned number of clock ticks will have occurred over 11 periods.
- UeiCounterModeTimedPeriodMeasurement Measure the average period over a user-specified time interval (Section 6.13.3.1); period is returned as a number of 66 MHz clocks



- UeiCounterModeQuadratureEncoder Quadrature encoder measurement; PWM signal on GATE controls the count direction
- UeiCounterModeDirectionCounter Count up if GATE is high and count down if GATE is low

6.13.3.1 Set Capture The time interval for UeiCounterModeBinCounting and UeiCounterModeTimedPeriodMeasurement is configured using the session's timing object.

//Get pointer to session's timing object. CUeiTiming* ciTiming = ciSession.GetTiming(); //Set frequency to 0.5 Hz; count is returned every 2.0 sec. ciTiming->SetScanClockRate(0.5);

6.13.3.2 Set Number of In UeiCounterModeMeasurePeriod mode, the counter can be configured to measure the total duration of N periods.

//Update the counter when 10 periods have elapsed.

counter->SetPeriodCount(10);

The counter returns the previous measurement until the specified number of periods have been counted again.

6.13.4 Read Count Reading data is done using a reader object. Digital data is stored in a 32-bit integer buffer.

//Create a reader object and link it to the session's data stream.

CUeiCounterReader ciReader(ciSession.GetDataStream());

//Read the current count value.

uInt32 data[1]; ciReader.ReadSingleScan(data);



- 6.14 Counter The session may be configured to access the counter output (Co) subsystem. Output Session
- 6.14.1 Add Output The CreateCOChannel() method adds counter output channels and configures the shape of the output signal.

```
CUeiCOChannel* CreateCOChannel(std::string resource,
tUeiCounterSource source, tUeiCounterMode mode,
tUeiCounterGate gate, uInt32 tick1, uInt32 tick2,
Int32 divider, Int32 inverted);
```

- resource Resource string for counter 0 or counter 1
- source Set CLKIN to either the internal 66MHz clock or an external input pin (Section 6.13.2)
- mode Counting mode (Section 6.14.3)
- gate Use either an external or a software gate to enable the counter
- tick1 Number of counts for which output is low
- tick2 Number of counts for which output is high
- divider Prescaler divides source signal by this factor; default = 1
- inverted TRUE to invert source signal

```
//Configure counter 0 to output pulse train (period=6ms, duty cycle=75%).
//Count ticks of an undivided, uninverted 66MHz source clock.
//An internal gate starts the output immediately.
```

```
coSession.CreateCOChannel("pdna://192.168.100.2/Dev1/Co0",
    UeiCounterSourceClock, UeiCounterModeGeneratePulseTrain,
    UeiCounterGateInternal, 100000, 300000,
    1, false)
```

6.14.2 Route Counter Refer to Section 6.13.2 and the methods in the CUeiCOChannel class. to DIO Pins

6.14.3	Counter	Choose one of the following options for the mode parameter:		
	Output Modes	• UeiCounterModeGeneratePulse - Generate a single pulse		
		 UeiCounterModeGeneratePulseTrain - Generate a continuous pulse train 		
		• UeiCounterModePulseWidthModulation - Generate a pulse width modulated waveform (same as GeneratePulseTrain)		
6.14.4	Write Output Parameters	You can write new tick1 and tick2 values to the counter using a writer object. This is used to change the PWM period and/or duty cycle after the session has already been started.		



//Create a writer object and link it to the session's data stream.

CUeiCounterWriter coWriter(coSession.GetDataStream());

//Buffer must be large enough to contain two 32-bit integers per channel.

uInt32 data[2]={20000, 5000};

//Set tick1 = 20000 (low duration)
//Set tick2 = 5000 (high duration)

coWriter.WriteSingleScan(data);



6.15 Diagnostics The session may be configured to read diagnostic data from the Analog Output and Industrial DIO subsystems.

6.15.1 Add Input Channels The CreateDiagnosticChannel() method adds the diagnostic channels specified in the resource string. The Diag subsystem supports the channel numbers listed in Table 6-3 plus a timestamp channel (Section 6.7.3).

//Configure session to read all AOut1 diagnostics.

```
diagSession.CreateDiagnosticChannel("pdna://192.168.100.2/Dev1/
Diag4:7");
```

Channel #	Description
0	DAC temperature on AOut0
1	Voltage on AOut0
2	Voltage on AGnd0
3	DAC supply voltage on AOut0
4	DAC temperature on AOut1
5	Voltage on AOut1
6	Voltage on AGnd1
7	DAC supply voltage on AOut1
8	Voltage on DIO0
9	Voltage on DIO1
10	Voltage on DIO2
11	Voltage on DIO3
12	Voltage on DIO4
13	Voltage on DIO5
14	Voltage on DIO6
15	Voltage on DIO7
16	Voltage on DIO8
17	Voltage on DIO9
18	Voltage on DIO10
19	Voltage on DIO11
20	Voltage on DIO12
21	Voltage on DIO13
22	Voltage on DIO14
23	Voltage on DIO15

Table 6-3 Diagnostic Channel Numbers



To help keep track of the different channels in a session, you can retrieve an abbreviated description of each channel with GetAliasName(). The following example code returns the string 'temp_aout1' when used with the channel list created above.

//Retrieve name of first channel in the CreateDiagnosticChannel() list. diagSession.GetChannel(0)->GetAliasName();

6.15.2 Read Data Read diagnostic data the same way as you would in an analog input session. An Analog Raw Reader object returns the calibrated binary data, while an Analog Scaled Reader returns the data converted to °C or volts. The following example code reads scaled temperature and voltage from a session with four channels.

//Create a reader object and link it to the session's data stream. CUeiAnalogScaledReader diagReader(diagSession.GetDataStream()); //Buffer must be large enough to contain one sample per channel. double data[4]; //Read one sample per channel.

diagReader.ReadSingleScan(data);



- 6.16 Serial Port The session may be configured to access the RS-232/422/485 (Com) subsystem.
- 6.16.1 Configure the The CreateSerialPort () method links the session to the serial port (Port 0), configures basic port settings, and returns a pointer to the port.

You can configure additional UEI-PIO-1010 serial port settings by calling the CUeiSerialPort methods summarized in Table 6-4. For example:

```
//Connect RX and TX signals internally and disable external signals.
```

```
port->EnableLoopback(TRUE);
```

Table 6-4 High-level API for Serial Port Configuration

Function	Description
SetMode	Set port to RS-232, RS-422, or RS-485 mode.
SetSpeed	Select a predefined baud rate or enable a custom rate.
SetCustomSpeed	Set a custom baud rate in bits per seconds.
SetDataBits	Set the number of data bits transferred per character. Each character is always stored as a byte in the FIFO.
SetParity	Set the type of parity bit.
SetStopBits	Set the number of stop bits.
EnableLoopback	Connect RX and TX signals internally and disable external signals.
EnableErrorReporting	Send a break, i.e. hold TX line at logic low. No errors are currently reported.
EnableRxTerminationResistor	Enable RS-485 termination resistor (91 Ω) between RX+ and RX
EnableTxTerminationResistor	Enable RS-485 termination resistor (91 Ω) between TX+ and TX
SetCharDelay	Set the delay between each character in microseconds.
SetMinorFrameMode	Set how characters are grouped into minor frames (Section 6.16.1.2).
SetMinorFrameLength	Set the number of characters in a minor frame (only used for fixed length frame mode).



SetMinorFrameDelay	Set the delay between minor frames in microseconds.		
SetMajorFramePeriod	Set the repeat period for a major frame in microseconds.		
SetTermination	 Set the termination string used to define the end of a message (max 128 characters). A READ command stops when the termination string has been found. NOTE: Setting the termination string is currently only supported in low-level API. Framework support is under development. 		
EnableHDEchoSuppression	Stop RS-422 receiver from reading the transmitted characters.		
SetFlowControl	Enable RS-232 hardware flow control. NOTE: Setting the watermark level is currently only supported in low-level API. Framework support is under development.		

Table 6-4 High-level API for Serial Port Configuration

Refer to the CUeiSerialPort class definition and/or the "UeiDaq Framework Reference Manual" for more information about these functions and their accepted input parameters.

6.16.1.1 Configure The following example shows how to program a custom port baud rate. See Custom Baud Rate Table 1-6 for the maximum supported speeds.

//Set baud rate to 15000 bits per second.

```
port->SetSpeed(SerialBitsPerSecondCustom);
port->SetCustomSpeed(15000);
```

6.16.1.2 Configure The UEI-PIO-1010 supports three possible ways of defining a minor frame:

1. Fixed Length – each minor frame is a fixed number of characters. For example:.

//Insert a 1000us delay after every 20 characters.

```
port->SetMinorFrameMode(UeiSerialMinorFrameModeFixedLength);
port->SetMinorFrameLength(20);
port->SetMinorFrameDelay(1000);
```

- Zero Character the end of a minor frame is indicated by an ASCII NUL character (0x00). The zero character is transmitted when it's the last character in a WRITE command.
- 3. Variable Length the size of each minor frame is indicated by an extra character preceding the data characters. For example, if the write buffer contains writeData={3, 0xa, 0xb, 0xc, 2, 0xd, 0xe}, the following sequence will be transmitted: 0xa, 0xb, 0xc, delay, 0xd, 0xe



Minor Frames

6.16.1.3 Configure The UEI-PIO-1010 only supports hardware flow control mode. Data transmission stops when CTS is low, and RTS goes low when the RX FIFO reaches the RX watermark level.

//RX watermark is default 512 characters. Enable hardware flow control.

port->SetFlowControl(UeiSerialFlowControlRtsCts);

If the RX FIFO overflows when RTS Autoflow is enabled, the receiver stops receiving data until a hard reset is performed.

6.16.2 Read Data Reading data from the RX FIFO is done using a reader object. The following example code requests 10 bytes from the RX FIFO and returns the number of bytes actually read.

//Create a reader object and link it to the session's data stream.

CUeiSerialReader serialReader(serialSession.GetDataStream());

//Data buffer must be large enough to contain the number of bytes read.

char readData[10];

//Read up to 10 bytes from the RX FIFO.

serialReader.Read(10, readData, &numBytesRead);

The number of returned bytes may be less than the number of requested bytes if the RX FIFO is short on data or if the termination string has been found. The termination string can span across multiple READ commands. If one READ command returns the beginning of the termination string, the next command will watch for the remainder of the string.

6.16.3 Write Data Writing data to the TX FIFO is done using a writer object. The following example commands a write of two bytes and returns the number of bytes actually written.

//Create a writer object and link it to the session's data stream.

CUeiSerialWriter serialWriter(serialSession.GetDataStream());

//Load two bytes of data into buffer.

char writeData[2] = $\{0x53, 0x54\};$

//Write 0x53 and 0x54 to TX FIFO. //If numBytesWritten==2, both bytes fit into the TX FIFO.

serialWriter.Write(2, writeData, &numBytesWritten);



6.17 I2C Port The session may be configured to access the I2C subsystem. Session

6.17.1 Configure the The CreateI2CMasterPort() method links the session to the I²C master module, configures the port speed, and returns a pointer to the master port. The UEI-PIO-1010 has only one port, so the resource string should specify Port 0.

The UEI-PIO-1010 does not support 3.3V TTL levels or secure shell mode; therefore, the last two parameters are ignored.

You can configure additional UEI-PIO-1010 master port settings by calling the CUeiI2CMasterPort methods summarized below in Table 6-5.

Table 6-5 High-level API for Master Port Configuration

Function	Description
SetSpeed	Select a predefined port speed (100 kHz, 400 kHz, 1 MHz) or enable a custom speed.
SetCustomSpeed	Set a custom port speed (2 kHz -100 kHz).
SetLoopbackMode	Enable loopback between master and slave modules.
SetByteToByteDelay	Set the delay between bytes sent by master, i.e., the time between the falling edge of the ACK clock to the rising edge of the next clock. This delay is programmed with 1 μ s resolution up to a max of 490 μ s.
SetMaxClockStretchingDelay	Set the maximum time that any slave on the bus can stretch the clock. If a slave is still holding SCL low after this delay has elapsed, the master stops sending data and returns the bus to an idle state. This delay is a 16-bit value programmed with 1μ s resolution.

6.17.1.1 Configure The following example programs the port to a custom clock rate. The UEI-PIO-1010 supports rates between 2 kHz to 100 kHz. Both master and slave modules share the same speed.

```
//Set clock rate to 25kHz.
```

```
masterport->SetSpeed(I2CBitsPerSecondCustom);
masterport->SetCustomSpeed(25000);
```



6.17.1.2 Configure
LoopbackYou can connect the master and slave modules while still generating external
signals on the I2C bus.

//Enable loopback between master and slave modules.

```
masterport->SetLoopbackMode(UeiI2CLoopbackRelay);
```

FPGA loopback mode is currently not supported on the UEI-PIO-1010.

6.17.2 Configure the Slave Module The CreateI2CSlavePort() method links the session to the I²C slave module, configures the slave address, and returns a pointer to the slave port. The UEI-PIO-1010 has only one port, so the resource string should specify Port 0.

You can configure additional UEI-PIO-1010 slave port settings by calling the CUeiI2CSlavePort methods summarized below in Table 6-6.

Table 6-6 High-level API for Slave Port Configuration

Function	Description
SetSlaveAddressWidth	Configure slave to use either a 7-bit or 10-bit address.
SetSlaveAddress	Set the slave address.
EnableBusMonitor	Use slave as a Bus Monitor (Section 6.17.2.1).
EnableBusMonitorAck	Allow acknowledge generation (ACK) in Bus Monitor mode.
SetClockStretchingDelay	When clock stretching is enabled, slave extends the ACK time by this number of 15 ns clocks. (Section 6.17.2.2).
EnableAddressClockStretching	Allow slave to stretch the clock when evaluating the address from the master.
EnableTransmitClockStretching	Allow slave to stretch the clock when sending data to the master.
EnableReceiveClockStretching	Allow slave to stretch the clock when processing data from the master.
SetMaxWordsPerAck	Set the max number of words the slave will receive from the master before issuing a NACK.
SetSlaveRegisterData	Load data into the slave's 32-bit TX register. (Section 6.17.2.3)



6.17.2.1 Configure Bus The slave port can be configured to store all data on the l²C bus, either with or without responding to the master.

//Enable bus monitoring mode.
slaveport->EnableBusMonitor(TRUE);
//Disable ACK generation.
slaveport->EnableBusMonitorAck(FALSE);

6.17.2.2 Configure
Clock
StretchingThe slave port can delay the next byte by holding the SCL line LOW during
transactions. You can selectively enable clock stretching for address, transmit,
or receive cycles. The delay is programmed as a 12-bit number in units of 15
nanosecond clocks (max delay time = 62µs).

//Set clock stretching delay to 45 ns.

slaveport->SetClockStretchingDelay(3);

//Hold SCL low for 45ns between receiving the address and issuing an ACK.

slaveport->EnableAddressClockStretching(TRUE);

//Hold SCL low for 45ns between receiving the master's ACK and sending
// the next byte.

slaveport->EnableTransmitClockStretching(TRUE);

//Hold SCL low for 45ns between receiving a byte and issuing an ACK.

slaveport->EnableReceiveClockStretching(TRUE);

6.17.2.3 Load Slave TX You can load up to 4 bytes of data into the slave's data padding register, which is transmitted on repeat whenever the slave's FIFO is empty.

//Load slave TX register with 0x12345678.

slaveport->SetSlaveRegisterData(0,0x12); slaveport->SetSlaveRegisterData(1,0x34); slaveport->SetSlaveRegisterData(2,0x56); slaveport->SetSlaveRegisterData(3,0x78);

See Section 2.3.5.3.1 for an example of the transmitted data.

- **NOTE:** UeiI2CSlaveDataModeRegister transmit mode is not supported at this time. You cannot bypass the FIFO and send data directly from the TX register.
- **6.17.3 Read Data** Reading data from the I²C Port is done using a reader object. First, create a reader and set its channel parameter to Port 0:

//Create a reader object and link it to the session's data stream.

```
CUeiI2CReader i2cReader(i2cSession.GetDataStream(), 0);
```



You can use the same reader to read from master and slave RX FIFOs, as described below.

6.17.3.1 Slave RX Data The following example code requests 10 data words from the slave RX FIFO and returns the number of words actually read.

//Read up to 10 data elements from the slave RX FIFO.

```
tUeiI2CSlaveMessage slaveRxData[10];
i2cReader.ReadSlave(10, slaveRxData, &numElementsRead);
```

The ReadSlave() command parses the received 12-bit word (Section 2.3.5.3.2) and stores it in a tUeiI2CSlaveMessage data structure:

```
typedef struct _tUeiI2CSlaveMessage{
   tUeiI2CBusCode busCode; //4-bit bus condition
   uInt8 data; //8-bit data
} tUeiI2CSlaveMessage;
```

6.17.3.2 Master RX Data The master RX FIFO is empty until the master requests data from the slave. To obtain data, the master must first send an I²C READ command to the slave using a writer object:

//Create a writer object to write commands.

CUeiI2CWriter i2cWriter(i2cSession.GetDataStream(), 0);

//Build I2C READ command. //10 bytes are requested from the slave at address 0x2A.

```
tUeiI2CMasterCommand params;
params.type = UeiI2CCommandRead;
params.slaveAddress = 0x2A;
params.numReadElements = 10;
```

```
//Write command to I2C bus.
```

i2cWriter.WriteMasterCommand(¶ms);

After the transaction is complete, you can call ReadMaster() to retrieve the data from the master RX FIFO:

//Read up to 10 data elements from the master RX FIFO.

```
tUeiI2CMasterMessage masterRxData[10];
i2cReader.ReadMaster(10, masterRxData, &numElementsRead);
```

ReadMaster() parses the received 9-bit word (Section 2.3.5.2.3) and stores it in a tUeiI2CMasterMessage data structure:

```
typedef struct _tUeiI2CMasterMessage{
    uIint8 stopBit; //stop bit marks the last word in the READ
    uInt8 data; //8-bit data
} tUeiI2CMasterMessage;
```



6.17.4 Write Data Writing data to the I²C Port is done using a writer object. First, create a writer and set its channel parameter to Port 0:

//Create a writer object and link it to the session's data stream.

CUeiI2CWriter i2cWriter(i2cSession.GetDataStream(), 0);

You can use the same writer to write to both master and slave TX FIFOs, as described below.

6.17.4.1 Slave TX Data The following example code commands a write of 2 bytes to the slave TX FIFO. and returns the number of bytes actually written. The slave transmits this data when replying to a master's READ command.

//Load two bytes of data into buffer (only lower 8 bits are used).

uInt16 slaveTxData[2] = {0xaa, 0xbb};

//Write 0xaa and 0xbb to slave TX FIFO. //If numBytesWritten==2, both bytes fit into the TX FIFO.

i2cWriter.WriteSlaveData(2, slaveTxData, &numElementsWritten);

When the slave TX FIFO is empty, data is sent from the slave TX register (see Section 6.17.2.3).

6.17.4.2 Master TX Data The master writes data to the slave by sending an I²C WRITE command, as shown in the following example code:

//Build I2C WRITE command. //2 bytes are written to the slave at address 0x2A. tUeiI2CMasterCommand params; params.type = UeiI2CCommandWrite; params.slaveAddress = 0x2A; params.numWriteElements = 2; params.data[0] = 0xaa; params.data[1] = 0xbb; //Write command to I2C bus.

i2cWriter.WriteMasterCommand(¶ms);

Up to 255 bytes of data may be loaded into the tUeiI2CMasterCommand structure. You can send multiple WRITE commands in order to write up to 1024 words into the master TX FIFO.

6.18Stop the
SessionThe session will automatically stop and clean itself up when the session object
goes out of scope or when it is destroyed. To manually stop the session:

//Stop the session.

```
mySession.Stop();
```



To reuse the object with a different set of channels or parameters, you can manually clean up the session as follows:

```
//clean up session and free resources
```

mySession.CleanUp();


Chapter 7 Programming with the Low-level API

This chapter provides the following information about programming the UEI-PIO-1010 using low-level API:

- About the Low-level API (Section 7.1)
- Example Code (Section 7.2)
- Data Acquisition Modes (Section 7.3)
- Point-by-Point API (Section 7.4)
- Async Events API (Section 7.5)
- RtDMap API (Section 7.6)
- RtVMap API (Analog IO) (Section 7.7)

7.1 About the Low-level API
 The low-level API provides direct access to the DAQBIOS protocol structure and registers in C. The low-level API is intended for speed-optimization, when programming unconventional functionality, or when programming under Linux or real-time operating systems.
 When programming in Windows OS, we recommend that you use the UeiDaq High-level Framework API (see Chapter 6). The Framework simplifies the low-level API, making programming easier and faster while still providing access to the majority of low-level API features. Additionally the Framework supports a variety of programming languages and the use of scientific software packages such as LabVIEW and MATLAB.

For additional information regarding low-level programming, refer to the *"PowerDNA API Reference Manual"* located in the following directories:

- On Linux: <*PowerDNA-x.y.z*>/docs
- On Windows: C:\Program Files (x86)\UEI\PowerDNA\Documentation
- **NOTE:** The low-level API functions and example programs described in this chapter were written for UEI's MF-101 multifunction board. Because the MF-181 I/O module on the UEI-PIO-1010 is functionally identical to the MF-101, the low-level API functions and example programs will also support the UEI-PIO-1010.
- **NOTE:** The UEI-PIO-1010 is supported in PowerDNA version 5.0.0.32 and up. If you are unsure if your version supports the board please contact Technical Support at <u>uei.support@ametek.com</u>.
- 7.2 Example Application developers are encouraged to explore the self-documented source code examples to get started programming UEI products. The example code is located in the following directories:
 - On Linux: < PowerDNA-x.y.z >/src/DAQLib_Samples
 - On Windows: C:\Program Files (x86)\UEI\PowerDNA\SDK\Examples



The I/O board number is embedded in the name of the example code. For example, the Sample101 folder contains example code specific to the UEI-PIO-1010. The example code should run out of the box after inputting the IOM's IP address and the board's Device Number (DEVN).

7.3 Data Table 7-1 lists the data acquisition (DAQ) modes available for transferring data between the UEI-PIO-1010 and the low-level user application. Modes

DAQ Mode	Aln	AOut	DIn	DOut	TTL	СТ	Serial	I2C
Point-by-Point	•	٠	٠	٠	٠	•	٠	•
ACB								
RtDMap	•	٠	•	٠	٠	•		
RtVMap	•	٠					٠	
ADMap								
AVMap	•							

Table 7-1	DAQ	Modes	sup	ported	bv	Low-level	API
	DAG	mouco	Sup	pontou	~y		~ .

- **Point-by-Point:** Transfers one data point at a time to/from each configured channel of a single I/O board. Timing is controlled by the user application, which limits the transfer rate to 100 Hz. Point-by-Point mode is also known as immediate mode or simple mode.
- Real-Time Data Map (RtDMap): Transfers a packet containing one data point for each channel in the user-defined map. The newest data is transferred and old data is discarded. RtDMap is designed for closedloop (control) applications and may include channels across multiple I/O boards.
- Real-Time Variable Map (RtVMap): Transfers a packet containing a variable number of data points per channel. RtVMap buffers the data and transfers the oldest data first. RtVMap is designed for closed-loop (control) applications and may include channels across multiple I/O boards.
- Asynchronous Variable Map (AVMap): Transfers a packet containing a variable number of data points per channel. AVMap buffers the data and transfers the oldest data first. AVMap is designed for closed-loop (control) applications and may include channels across multiple I/O boards. With AVMap, a hardware condition, e.g., a timer countdown, triggers data delivery.

ACB and ADMap are currently not supported on the UEI-PIO-1010.

Please refer to *"FAQ - Data Acquisition Modes"* for an overview and comparison of all the different acquisition modes offered by UEI. The "PowerDNx Protocol Manual" includes more detailed information about the protocols. Both of these documents are located in the directories listed in Section 7.1.



NOTE: Multiple subsystems (Aln, AOut, etc.) may be used together as long as they share the same DAQ mode. It is not possible to mix and match multiple DAQ modes on a single IO board, e.g., Point-by-Point serial messaging alongside VMap analog I/O.

7.3.1 Async Events Mode The UEI-PIO-1010 supports asynchronous event handling. This event-driven mode runs in a separate thread alongside the selected DAQ mode. The firmware sends an event packet when a specific event occurs. Events on the UEI-PIO-1010 include:

- DIn periodic status
- DIn pin change of state

You can call any of the DAQ mode functions upon receiving the event.

7.4 Point-by-Point API This section summarizes the low-level API used to configure, read from, and write to the UEI-PIO-1010 in Point-by-Point DAQ mode. The functions and parameters are described in detail in the *"PowerDNA API Reference Manual"*. Please see *Sample101* for a comprehensive example which includes typical initialization, error handling, and usage of these functions. The example splits the I/O subsystems into separate cases, making it easy to copy-paste different subsystems into a true multifunction application.

The information in this section is intended as a supplement to the example code and the API reference manual.

7.4.1 Analog I/O Table 7-2 lists the low-level API for the UEI-PIO-1010 analog I/O subsystem. See Sample101AnalogIn.c and Sample101AnalogOut.c for example code.

Table 7-2 Low-level Analog I/O	API
--------------------------------	-----

	Function	Description
og ut	DqAdv101AIRead	Return continuously sampled data from input channel.
Analo Inpu	DqAdv101AISetConfig	Enable/disable voltage divider on input channel and configure moving average.
ig Output	DqAdv101AOWrite	Write either floating point or raw values to output channel.
	DqAdv101AOSetConfig	Select voltage or current output mode and set range.
	DqAdv101AOWriteWForm	Load waveform data into output channel FIFO.
vnalo	DqAdv101AOEnableWForm	Enable/disable a waveform on output channel.
٩	DqAdv101AOReadAdc	Read back voltage and temperature from diagnostic ADCs.



7.4.2 Digital I/O Table 7-3 lists the low-level API for the UEI-PIO-1010 digital I/O subsystems. See *Sample101DigitalIn.c*, *Sample101DigitalOut.c*, and *Sample101TTL.c* for example code.

Table 7-3 Low-level Digital I/O API

	Function	Description	
DIn	DqAdv101DIRead	Read the current and debounced states on DIO lines.	
	DqAdv101DIReadAdc	Read voltage on DIO lines.	
trial	DqAdv101DISetDebouncer	Set debouncing interval for digital inputs.	
snpu	DqAdv101DISetLevels	Set low and high voltage levels for digital inputs.	
<u> ۲</u>	DqAdv101DISetMovingAverage	Set number of samples used to calculate moving average for every digital input ADC channel.	
I Dout	DqAdv101DORead	Read back the last state written to digital outputs.	
	DqAdv101DOSetPWM	Configure pulse width modulation on digital outputs.	
Istria	DqAdv101DOSetTermination	Configure pull up/down resistors.	
npul	DqAdv101DOWrite	Set digital output state to 0, 1, or turned off.	
	DqAdv101TTLRead	Read the state of all TTL lines and TRIGIN.	
	DqAdv101TTLSetConfig	Enable output on TTL lines in pairs.	
	DqAdv101TTLWrite	Set state of TTL outputs and TRIGOUT.	



7.4.3 Counters Table 7-4 lists the low-level API for the UEI-PIO-1010 digital counter subsystem. See *Sample101CT.c* for example code.

	Function	Description
	DqAdv101CTSetSource	Connect digital I/O pins to CLKIN and GATE.
	DqAdv101CTSetOutput	Connect one or more digital outputs to CLKOUT.
	DqAdv101CTStartCounter	Start counter if not using auto-start mode.
	DqAdv101CTClearCounter	Reset counter to the initial value in the load register.
	DqAdv101CTRead	Read data from a counter.
	DqAdv101CTWrite	Change CLKOUT signal by writing to CR0 and CR1.
	DqAdv101CTConfigCounter	Configure advanced counter settings.
6	DqAdv101CTCfgForGeneralCounting	Configure counter as a general event counter or timer.
ounter	DqAdv101CTCfgForBinCounter	Configure counter to count the number of events in a specific time interval.
Ŭ	DqAdv101CTCfgForPeriodMeasurment	Configure counter to measure how long CLKIN is high and how long CLKIN is low over N periods.
	DqAdv101CTCfgForHalfPeriod	Configure counter to measure pulse width of CLKIN.
	DqAdv101CTCfgForTPPM	Configure counter to measure the average period of CLKIN over the user-defined time interval.
	DqAdv101CTCfgForQuadrature	Configure counter as a quadrature decoder; GATE pin defines direction of counting.
	DqAdv101CTCfgForPWM	Configure counter for PWM output.
	DqAdv101CTCfgForPWMTrain	Configure counter to output a set number of PWM pulses.

Table 7-4 Low-level Counter API

7.4.3.1 Configuration Settings

ion Each counter can be independently configured using either

 $\label{eq:dv101CTConfigCounter() or one of the DqAdv101CTCfg_() functions. DqAdv101CTConfigCounter() is the lowest level configuration function. However, since not all parameter combinations are supported in all modes, it is easier to use a DqAdv101CTCfg_() function when possible. DqAdv101CTCfg_() automatically selects the best counting mode for the application and only exposes relevant parameters. Table 7-5 lists the counter configuration parameters.$

Table 7-5 Counter Configuration Parameters

Parameter	Description
startmode	Auto-start or start on DqAdv101CTStartCounter()
sampwidth	PWM sample width
ps	Prescaler value for clock division
pc	Period count register; used when measuring multiple periods
cr0	Compare register 0, CLKOUT is low between Ir and cr0
cr1	Compare register 1, CLKOUT is high between cr0 and cr1



Parameter	Description
tbr	Timebase register; used for timed measurements
dbg	Input debouncing gate register; GATE to be stable
dhc	Input debouncing clock register; defines time for CLKIN to be
dbc	stable
iie	Invert CLKIN pin
gie	Invert GATE pin
oie	Invert CLKOUT pin
mode	Counting mode (Section 7.4.3.2)
trs	Use GATE as trigger
enc	Auto-clear counter after end_mode and await next trigger
dated	Use GATE to enable/disable counter, if GATE is not already being
gacea	used as a trigger
re	Restart counter after end_mode condition is met
end_mode	Count termination condition (Section 7.4.3.3)
lr	Load register; sets initial value of the counter

Table 7-5 Counter Configuration Parameter	rs (Cont.)
---	------------

7.4.3.2 Counting Modes

The following modes are selectable in DqAdv101CTConfigCounter():

- **Basic Timer** counts the number of 66 MHz clock cycles (or cycles of 66 MHz divided by the prescaler). The output stays low as the counter counts from lr up to cr0 and then stays high until it reaches cr1. The counter may be used as a Bin Counter or generate a One-Shot Output by selecting an appropriate end mode (Section 7.4.3.3).
- **External Event Counter** similar to the Basic Timer, except the clock source is the debounced CLKIN signal rather than the 66 MHz clock.
- **Timed Pulse Period Measurement** counts the total number of rising CLKIN edges over the tbr time interval, as well as the total number of 66 MHz clock cycles between the first and last rising edge. The average period can be computed from these two measurements.
- **Half-period Capture** counts the number of 66 MHz clock cycles over which CLKIN is high. The pulse width can then be calculated.
- **N-period Capture** counts the number of 66 MHz clock cycles for both the positive and negative parts of CLKIN until pc-1 number of periods have elapsed. The average period can then be calculated.
- **Quadrature Decoder** counts the number of rising CLKIN edges, counting up if GATE=1 and down if GATE=0.

All modes except the Quadrature Decoder support an optional hardware trigger.

- **7.4.3.3 End Modes** The following count termination conditions are available:
 - Count register reaches CR0 value
 - Count register reaches CR1 value
 - Count register reaches 0xFFFFFFF
 - Period count register reaches 0



- Timebase register reaches 0
- GATE goes from high to low

7.4.4 Serial Port Table 7-6 lists the low-level API for the UEI-PIO-1010 RS-232/422/485 port subsystem. See *Sample101Serial.c* for example code.

Table 7-6 Low-level Serial Port API

	Function	Description
	DqAdv101SerialSetConfig	Set configuration properties for the serial port.
	DqAdv101SerialClearFIF0	Clear the input and/or output FIFOs.
85	DqAdv101SerialEnable	Enable or disable serial port.
RS-232/422/4	DqAdv101SerialReadRxFIF0	Read data from the RX FIFO.
	DqAdv101SerialReadRxFIFOEx	Read data, timestamps, and status bits from the RX FIFO.
	DqAdv101SerialWriteTxFIFO	Write data to the TX FIFO.
	DqAdv101SerialSendBreak	Transmit a break of a specified duration.
	DqAdv101SerialFlowControl	Configure RS-232 RTS/CTS hardware flow control.



7.4.4.1Configuring
The DqAdv101SerialSetConfig()function takes in port settings through
the Serial Portan MF101SERIALCFG structure and populates a configuration card.

Supported MF101SERIALCFG structure members are listed in Table 7-7. Some parameters require a single value and some accept a logically grouped combination of constants. Refer to the *"PowerDNA API Reference Manual"* for a complete description of each parameter.

Parameter	Description	Flag	
flags	OR in flags to change associated parameters	n/a	
baud_rate	desired baud rate	DQ_MF101_SERIAL_CFG_ BAUD	
mode	RS-232, 422, or 485	DQ_MF101_SERIAL_CFG_	
loopback	=1 enable internal loopback	CHAN	
stop_bits	number of stop bits		
parity	type of parity bit		
width	number of bits in each character		
break_en	=1 sets serial output to logical 0		
term_fs_tx_rx	=1 enables RS-485 termination resistors		
char_delay_src	delay between each character sent to FIFO	DQ_MF101_SERIAL_CFG_	
char_delay_us	clock source for char_delay_us	CHAR_DELAY	
frame_delay_mode	defines minor frame for frame_delay_us	DQ_MF101_SERIAL_CFG_	
frame_delay_length	number of characters in minor frame; only for FIXEDLEN delay mode	FRAME_DELAY	
frame_delay_src	clock source for frame_delay_us		
frame_delay_us	delay between minor frames		
frame_delay_repeat_us	repeat time between major frames		
term_buf	termination string	DQ_MF101_SERIAL_CFG_	
term_length	length of term_buf to use	TERM_STRING	
timeout	number of clocks without receiving data	DQ_MF101_SERIAL_CFG_	
	before timeout	TIMEOUT	
timeout_clock	units for timeout		
tx_watermark	reserved	DQ_MF101_SERIAL_CFG_ TX_WM	
rx_watermark	RX FIFO watermark for data flow control	DQ_MF101_SERIAL_CFG_ RX_WM	
suppress_hd_echo	=1 suppresses echo in RS-422 mode	DQ_MF101_SERIAL_CFG_	
add_ts_on_idle	=1 adds timestamp to RX FIFO during idle state	EXT	

Table 7-7 Serial Port Configuration Parameters

Note that <flags> defines what other parts of the configuration structure are valid. For example, the DQ_MF101_SERIAL_CFG_CHAN flag is required to switch the mode. If DQ_MF101_SERIAL_CFG_CHAN is not included in <flags>, then the parameter values associated with the flag are ignored and remain unchanged.



By using this strategy, configuration calls can be additive, so each following call adds or changes a parameter to the configuration card. Any untouched parameters are enabled with default values. To reset the entire configuration back to the default state, call DqAdv101SERIALSetConfig() with only the DQ_MF101_SERIAL_CFG_CLEAR bit set in <flags>.

The settings on the configuration card take effect when DqAdv101SerialEnable() is called.

7.4.5 I²C Port Table 7-8 lists the low-level API for the UEI-PIO-1010 I²C port subsystem. See *Sample10112C.c* for example code.

	Function	Description
	DqAdv101I2CSetConfig	Configure the I ² C master and slave.
	DqAdv101I2CFlush	Clear the I ² C port FIFO(s).
	DqAdv101GetStatus	Return the status of I ² C subsystem.
	DqAdv101I2CEnable	Enable or disable the I ² C port.
	DqAdv101I2CBuildCmdData	Build master command.
с	DqAdv101I2CCalcCustomTiming	Calculate timing parameters for custom clock rate.
²	DqAdv101I2CMasterReadRxFIF0	Read data from the master RX FIFO.
-	DqAdv101I2CMasterWriteTxFIF0	Write I ² C commands to the master TX FIFO (command mode).
	DqAdv101I2CMasterWriteTxPhyFIFO	Write low-level instructions to the master TX FIFO (raw mode).
	DqAdv101I2CSlaveReadRxFIF0	Read data from the slave RX FIFO.
	DqAdv101I2CSlaveWriteTxFIF0	Write data to the slave TX FIFO.

Table 7-8 Low-level I²C Port API



7.4.5.1 Configuring the l²C Port The DqAdv101I2CSetConfig() function takes in master and slave settings through an MF101I2CCFG structure and populates a configuration card. The settings on the configuration card take effect when DqAdv101I2CEnable() is called.

MF10112CCFG structure members are listed in Table 7-9. Some parameters require a single value and some accept a logically grouped combination of constants. All members are uint32, although some values are at most 12 or 16 bits. Refer to the *"PowerDNA API Reference Manual"* for a complete description of each parameter.

Parameter	Description	Flag
flags	OR in flags to change associated parameters	n/a
clock	clock frequency	DQ_MF101_I2C_CFG_ CLOCK
master_cfg	select active master settings	DQ_MF101_I2C_CFG_
master_idle_delay	delay before acquiring bus in MM mode, per 15ns	MASTER_VALID
master_byte_delay	delay between bytes sent by master (µs)	
<pre>master_max_sync_delay</pre>	max time that a slave can delay the clock (µs)	
master_to_cfg	max timeout before releasing bus (μs)	
slave_cfg	select active slave settings	DQ_MF101_I2C_CFG_
slave_sync_dly	time slave delays clock during ACK, per 15ns	SLAVE_VALID
slave_ack_dly	time to wait for the ACK clock, per 15ns	
slave_max_ack	max # of RX words before issuing NACK	
slave_addr	set 7 or 10-bit slave address	DQ_MF101_I2C_CFG_
slave_data	data to send when slave TX FIFO is empty	SDATA_ADDR

Table 7-9 I²C Configuration Parameters

Note that <flags> defines what other parts of the configuration structure are valid. For example, the DQ_MF101_I2C_CFG_MASTER_VALID flag is required to change master_byte_delay. If DQ_MF101_I2C_CFG_MASTER_VALID is not included in <flags>, then the master configuration parameters are ignored and remain unchanged.

By using this strategy, configuration calls can be additive, so each following call adds or changes a parameter to the configuration card. Untouched parameters are configured to default values. To reset the entire configuration back to the default state, call DqAdv10112CSetConfig() with only the DQ MF101 I2C CFG CLEAR bit set in <flags>.

Custom Clock Settings

DqAdv10112CSetConfig() also accepts an optional MCTPARAM structure for configuring custom clock rates. The current implementation limits custom clock rates to between 2 kHz and 100 kHz. These rates are intended for custom, slower devices or for systems with a large bus capacitance. MCTPARAM may be set to 0 if using typical 100 kHz, 400 kHz, or 1 MHz rates.



To set up a custom clock rate, initiate an MCTPARAM structure and use the DqAdv10112CCalcCustomTiming() helper function to fill out the structure with the proper timing parameters. Then, in the MF10112CCFG structure, use DQ_MF101_I2C_CFG_CLOCK_CUST for <clock> and make sure the DQ_MF101_I2C_CFG_CLOCK bit is included in <flags>.

//Enable custom clock rate.

MF101I2CCFG i2c_cfg = {0}; i2c_cfg.flags = DQ_MF101_I2C_CFG_CLOCK; i2c_cfg.clock = DQ_MF101_I2C_CFG_CLOCK_CUST;

//Generate timing parameters for 50kHz (=100kHz base clock divided by 2).

```
MCTPARAM i2c_timing = {0};
DqAdv101I2CCalcCustomTiming(hd, 2, &i2c timing);
```

//Write configuration to device.

```
DqAdv101I2CSetConfig(hd, devn, &i2c_cfg, &i2c_timing);
```

7.4.5.2 Command vs. There are two ways the master can control I²C bus - command and raw modes.

In command mode, users use DqAdv10112CBuildCmdData() to construct uint32 words from a list of predefined commands (Section 2.3.5.2.1). Once built, the command words are then written to the outgoing FIFO using DqAdv10112CMasterWriteTxFIFO().

In raw mode, users use <code>DqAdv101I2CMasterWriteTxPhyFIFO()</code> to write atomic commands to the master TX FIFO. PHY stands for physical -- the lowest accessible level of I^2C state machine implemented on the FPGA. Available raw mode commands are listed in Table 7-10.

Raw Mode Command	Description
I2C_MRAW_PHY_TX1(B)	Set SDA to 1 for one clock (use B=0)
I2C_MRAW_PHY_TX0(B)	Set SDA to 0 for one clock (use B=0)
T2C MRAW PHY RX(R)	Set SDA to 1 for one clock, return SDA at the
	falling edge of the clock (use B=0)
I2C_MRAW_PHY_START(B)	START condition on the bus (use B=0)
I2C_MRAW_PHY_STOP(B)	STOP condition on the bus (use B=0)
T2C MRAW PHY RELEASE (B)	Release bus without creating START or
	STOP conditions (use B=0)
I2C_MRAW_DLY_2NUS(B)	Delay for 2^Β μS (B=031)
I2C_MRAW_DLY_NX8US(B)	Delay for B*8 µS (B=0255)
I2C_MRAW_BYTE_SEND(B)	Transmit data byte B to the bus (B=0255)
12C MRAW BYTE RECEIVE(B)	Read byte of data from the bus and save to
	master RX FIFO (use B=0)
T2C MRAW ACK WATT(B)	Wait for ACK; NACK ends sequence (use
(2)	B=0)
I2C MRAW SEQ END(B)	Ends sequence; bus is idle until this
~_ ` /	command initiates the write (use B=0)

Table 7-10 Raw Mode Commands

Refer to *Sample101I2C.c* for examples of START+WRITE and START+READ sequences implemented in raw mode. An example START+WRITE+ReSTART+READ sequence is shown below.



Example:

START+WRITE+ReSTART+READ sequence in raw mode

I2C MRAW PHY START(0); // start I2C MRAW BYTE SEND(slave addr<<1);</pre> // address + write I2C MRAW ACK WAIT(0); // slave ACK I2C MRAW BYTE SEND(0xF0); // register I2C MRAW ACK WAIT(0); // slave ACK I2C MRAW PHY RELEASE(0); // release + start = restart I2C MRAW PHY START(0); I2C MRAW BYTE SEND(((slave addr<<1)|1); // address + read I2C MRAW ACK WAIT(0); // slave ACK I2C MRAW BYTE RECEIVE(0); // store byte in master RX FIFO I2C MRAW PHY TX1(0); // master NACK I2C MRAW PHY STOP(0); // stop I2C MRAW SEQ END(0); // write sequence to the bus

To switch from command mode to raw mode, edit the MF10112CCFG configuration structure to include the DQ_MF101_I2C_MCFG_RAWMODE bit in <master_cfg>. The DQ_MF101_I2C_CFG_MASTER_VALID bit should also be set in <flags>. Please note that clock stretching and timeout parameters in DqAdv10112CSetConfig() remain in full effect.

7.5 Async Events API Most asynchronous event-handling functions are board-agnostic and described in the *"PowerDNA API Reference Manual"*. There is only one function specific to the UEI-PIO-1010. Please see *SampleAsync101* for an example of how to configure and retrieve event packets.

Table 7-11 Low-level Asynchronous Events API

	Function	Description
Async	DqAdv101ConfigEvents	Configure the board to send status data upon one of the following events:
		DIO pin changes state
		Periodically at a user-defined rate



7.6 RtDMap API Real Time Data Map (RtDMap) mode uses the same API as Point-by-Point mode for channel configuration (Section 7.4); however, generic DMap functions are used for reading data. DMap API is documented in the "PowerDNA API Reference Manual."

Refer to *SampleRTDMap101* for an example of how to set up a Data Map on the UEI-PIO-1010. The following UEI-PIO-1010 channels can be added to the DMap:

Table 7-12 DMap Channels

Subsystem	Channels	Notes	
DQ_SS0IN	DQ_LNCL_TIMESTAMP	Read timestamp.	
DQ_MF101_SS_AI	015 for single-ended channels	Read analog inputs;	
	07 for differential channels	See DqAdv101AIRead() for channel gain configuration details.	
DQ_MF101_SS_AO	01	Write to analog outputs.	
	DQ_MF101_DMAP_DI_FET_STATE	Read FET-based DIO port (16 bits).	
	DQ_MF101_DMAP_DI_FET_DEB	Read debounced FET-based DIO port.	
DQ_MF101_SS_DI	DQ_MF101_DMAP_DI_TTL	Read TTL DIO port; Bits 0:3 are TTL0:3 and Bit 4 is TRIGIN	
	DQ_MF101_DMAP_DI_CT_0	Read counter 0; See Section 7.4.3 and <i>Sample101CT.c</i> for configuration details.	
	DQ_MF101_DMAP_DI_CT_1	Read counter 1; See Section 7.4.3 and <i>Sample101CT.c</i> for configuration details.	
DQ_MF101_SS_DO	DQ_MF101_DMAP_DO_FET	Set state of FET-based digital outputs.	
	DQ_MF101_DMAP_DO_TTL	Set state of TTL digital outputs.	
DQ_MF101_SS_GUARDIAN	DQ_MF101_DMAP_GUARD_DI_ ADC_CHAN	Read voltage on FET-based DIO; OR in the desired channel number (015).	

A basic overview of DMap usage is provided in Section 7.6.1 below. More information on RtDMap is available in the "PowerDNx Protocol Manual".

7.6.1 DMap Tutorial As shown in *SampleRtDMap101*, a DMap program is structured as follows: DMap Configuration:

- **1.** Create a DMap.
- 2. Configure input/output channels.
- 3. Add input/output channels to the VMap.
- 4. Configure UEI-PIO-1010 scan rates.
- **5.** Start the DMap.

DMap Operation:

- 6. Schedule output data to write upon next refresh.
- 7. Refresh the DMap.



8. Read retrieved data from input channels (returned in reply to refresh). **Close Out DMap:**

9. Stop and close the DMap.

7.6.1.1 DMap Configuration 1. To create a new DMap, call DqRtDmapInit(). One copy of the DMap is stored on the IOM and another is stored on the host. During operation (Step 8), the IOM will update its version of the map at the rate specified during initialization.

```
//Create and initialize a DMap with a 1000 Hz refresh rate.
```

```
DqRtDmapInit(hd, &dmapid, 1000);
```

2. Configure I/O channels using Point-by-Point API. This tutorial will focus on analog I/O; additional subsystems are covered in the example code.

//Optionally configure moving average

```
DqAdv101AISetConfig(hd, DEVN, 0, DQ_MF101_AI_MAV_1);
```

```
//Configure 16 single-ended input channels for range +-10V.
//Set up an input channel list.
```

```
for(ch=0; ch<16; ch++){
```

```
input_cl[ch] = ch | DQ_LNCL_GAIN(DQ_MF101_AI_GAIN_1);
```

```
//Configure 2 analog output channels for range +-5V.
//Set up an output channel list.
```

```
for(ch=0; ch<2; ch++) {
    DqAdv101AOSetConfig(hd, DEVN, ch, DQ_MF101_AO_RANGE_PN_5V);
    output_cl[ch] = ch;
}</pre>
```

```
3. Add the channels to the DMap with their corresponding subsystem names (Table 7-12).
```

//Add analog input channels to the DMap.

```
DqRtDmapAddChannel(hd, dmapid, DEVN, DQ_MF101_SS_AI, &input_cl, 16);
```

//Add analog output channels to the DMap.

DqRtDmapAddChannel(hd, dmapid, DEVN, DQ_MF101_SS_AO, &output_cl, 2);

4. By default, all boards in the DMap are clocked at the DMap refresh rate (set in Step 1). You can override this setting and specify a different sampling rate for the UEI-PIO-1010:

//Set the device scan rate to 100 Hz.

```
DqRtDmapSetSamplingRate(hd, dmapid, DEVN, 100);
```



5. Start the DMap with the configuration and channels requested above.

```
//Start the DMap.
```

```
DqRtDmapStart(hd, dmapid);
```

 7.6.1.2 DMap
 6. DqRtDmapWriteRawData() or DqRtDmapWriteScaledData()

 Operation
 writes output channel values to the host map. The DMap can hold one data point per channel. However, data is not actually transferred to the IOM until the DqRtDmapRefresh() call in Step 7.

//Copy AO data to output packet (-2.5V to AOut0 and +7.5V to AOut1).

```
double fdata[2] = {-2.5, 7.5};
DqRtDmapWriteScaledData(hd, dmapid, DEVN, fdata, 2);
```

7. Calling DqRtDmapRefresh() sends the output data from the host to the IOM. On the reply, the IOM transfers one data point per configured input channel to the host.

```
//Send output data and receive input data.
```

DqRtDmapRefresh(hd, dmapid);

 Input data can be read from the host's version of the map using DqRtDmapReadRawData() or DqRtDmapReadScaledData().

//Read analog input voltage from DMap.

DqRtDmapReadScaledData(hd, dmapid, DEVN, fdata, 16);

7.6.1.3 Close Out 9. Stop and clean up the DMap with the calls: DMap

DqRtDmapStop(hd, dmapid);

DqRtDmapClose(hd, dmapid);



7.7 RtVMap API (Analog IO) VMap uses the same API as Point-by-Point mode for channel configuration (Section 7.4); however, generic VMap functions are used for reading data. VMap API is documented in the *"PowerDNA API Reference Manual"*.

Refer to *SampleVMap101* for an example of how to set up and run a Variable Map (VMap) on the UEI-PIO-1010. Table 7-13 lists all of the UEI-PIO-1010 channels that can be added to the VMap.

Table 7-13 VMap Channels

Subsystem	Channels	Notes	
DQ_MF101_SS_AI	015 for single-ended channels	Read analog inputs with timestamping;	
	07 for differential channels	See DqAdv101AIRead() for channel gain configuration details.	
DQ_MF101_SS_AO	01	Write to analog outputs.	

A basic overview of VMap usage is provided in Section 7.7.1 below. More detailed information on RtVMap can be found in the "PowerDNx Protocol Manual".

7.7.1 VMap Tutorial As shown in *SampleVMap101*, a VMap program is structured as follows: VMap Configuration:

- 1. Create a VMap.
- 2. Configure input/output channels.
- 3. Add input/output channels to the VMap.
- 4. Configure UEI-PIO-1010 scan rates.
- 5. Start the VMap.

VMap Operation:

- 6. Schedule output data to write upon next refresh.
- 7. Schedule input data to read upon next refresh.
- 8. Refresh the VMap.
- 9. Read retrieved data from input channels (returned in reply to refresh).

Close Out VMap:

10.Stop and close the VMap.

 7.7.1.1 VMap Configuration
 1. To create a new VMap, call DqRtVmapInit(). One copy of the VMap is stored on the IOM and another is stored on the host. During operation (Step 8), the IOM will update its version of the map at the rate specified during initialization.

//Create and initialize a VMap with a 1000 Hz refresh rate.

DqRtVmapInit(hd, &vmapid, 1000);



2. Configure analog I/O channels and set a VMap flag for each channel (required in Step 3):.

```
//Configure 16 single-ended input channels for range +-10V.
//Set up flag array for retrieving FIFO state.
for (ch=0; ch<16; ch++) {
    in_cl[ch] = ch | DQ_LNCL_GAIN(DQ_MF101_AI_GAIN_1);
    in_flags[ch] = DQ_VMAP_FIFO_STATUS;
}
// Optionally configure voltage divider and moving averages
DqAdv101AISetConfig(hd, DEVN, AI_DIVIDER_MASK, AI_MOVING_AVERAGES);
//Configure 2 analog output channels for range +-5V.
//Set up flag array for retrieving FIFO state.
for (ch=0; ch<2; ch++) {
    DqAdv101AOSetConfig(hd, DEVN, ch, DQ_MF101_AO_RANGE_PN_5V);
    out_cl[ch] = ch;
}
```

3. Add the channels to the VMap with their corresponding subsystem names (Table 7-13). The SetChannelList() function identifies the number of physical channels on the UEI-PIO-1010.

//Add analog I/O channels to the VMap.

DqRtVmapAddChannel(hd, vmapid, DEVN, DQ_MF101_SS_AI, in_cl, in_flags, 1); DqRtVmapAddChannel(hd, vmapid, DEVN, DQ_MF101_SS_AO, out_cl, out_flags, 1);

//Specify number of physical channels per subsystem.

DqRtVmapSetChannelList(hd, vmapid, DEVN, DQ_MF101_SS_AI, in_cl, 16); DqRtVmapSetChannelList(hd, vmapid, DEVN, DQ_MF101_SS_AO, out cl, 2);

> 4. The UEI-PIO-1010 board is clocked according to the rates set by DqRt-VmapSetScanRate(). Since there are 16 configured channels + 1 automatically-added timestamp channel, the board's Input FIFO fills at IN_SCANRATE*17. OUT_SCANRATE defines the overall rate at which the board's Output FIFO empties; you can fill the FIFO with a chunk of Channel 0 data followed by a chunk of Channel 1 data, or the two channels can be interleaved.

//Set the device scan rate.

DqRtVmapSetScanRate(hd, vmapid, DEVN, DQ_MF101_SS_AI, IN_SCANRATE); DqRtVmapSetScanRate(hd, vmapid, DEVN, DQ_MF101_SS_AO, OUT_SCANRATE);

5. Start the VMap with the configuration and channels requested above.

//Start the VMap.

DqRtVmapStart(hd, vmapid);



7.7.1.2 VMap Operation
 6. DqRtVmapAddOutputData() writes raw Analog Output values to the host's version of the map. If passing raw data directly into DqRtVma-pAddOutputData(), you must logical OR the raw data with DQ_MF101_CLO_AO_CHAN(ch), where ch is the channel number. DqAdvScaleToRawValue() does this operation automatically. The DqNtohl() helper function reverses the byte order from little endian (used with Intel-based host computers) to big endian (network data representation). This conversion is not handled automatically because VMap packets can contain data from many different layer types.

Note that data is not actually transferred to the IOM until the ${\tt DqRtVma-pRefresh}$ () call in Step 8.

7. Use DqRtVmapRqInputDataSz() to schedule a request for data from the IOM. You can request a variable number of data points per channel. Note that data is not actually received until the DqRtVmapRefresh() call in Step 8.

```
//Request 1000 data points per input channel, including timestamp.
//(the AI subsystem was configured first, so its VMap index = 0)
```

```
DqRtVmapRqInputDataSz(hd, vmapid, 0, 17000*sizeof(uint32),
    &in_act_size, NULL);
```

- 8. The VMap request has been prepared, so the command can be sent with DqRtVmapRefresh(). During the refresh,
- The host transfers Analog Output data to the board's Output FIFO in an Ethernet packet.
- Analog Input data is transferred from the board's Input FIFO to the host in one Ethernet packet.

```
//Send output data and receive input data.
```

```
DqRtVmapRefresh(hd, vmapid, 0);
```



If a FIFO overflow error occurs, try reducing IN_SCANRATE, increasing OUT_SCANRATE, or increasing the DqRtVmapRefresh() rate.



9. Input data can be read from the host's version of the map using DqRt-VmapGetInputData(). On Intel-based host computers, the received data will need to be converted from big endian to little endian.

```
//Read analog input and timestamp data from VMap.
//(the AI subsystem was configured first, so its VMap index = 0)
DqRtVmapGetInputData(hd, vmapid, 0, 17000* sizeof(uint32),
    &in_data_size, &in_avl_size, (uint8*)in_bdata)
//Reverse byte order from Network to Host representation.
for (i = 0; i < (in_data_size / (int)sizeof(uint32)); i++) {
    recv_data = DqNtohl(hd, in_bdata[i]);
}
```

7.7.1.3 Close Out 10.Stop and clean up the VMap with the calls: VMap

```
DqRtVmapStop(hd, vmapid);
DqRtVmapClose(hd, vmapid);
```



7.8 RtVMap API (Serial) VMap uses the same API as Point-by-Point mode for channel configuration (Section 7.4); however, generic VMap functions are used for reading data. The VMap API is documented in the *"PowerDNA API Reference Manual"*.

Refer to *SampleVMap101Serial* for an example of how to set up and run a Variable Map (VMap) for serial communication on the UEI-PIO-1010. Table 7-14 lists the UEI-PIO-1010 channels that can be added to the VMap.

Table 7-14 VMap Subsystems and Channels for Serial Communication

Subsystem	Channels	Notes
DQ_MF101_ VMAP_SS_CHAN_IN	DQ_MF101_VMAP_CHAN_IN_SERIAL	Read serial input data.
DQ_MF101_ VMAP_SS_CHAN_OUT	DQ_MF101_VMAP_CHAN_OUT_SERIAL	Write serial output data.

A basic overview of VMap usage for serial communication is provided in Section 7.8.1. More detailed information on RtVMap can be found in the *"PowerDNx Protocol Manual"*.

7.8.1 VMap Tutorial As shown in *SampleVMap101Serial*, a VMap program for serial communication is structured as follows:

VMap Configuration:

- 1. Prepare configuration and set up channel list.
- 2. Create a VMap.
- **3.** Add input/output channels to the VMap.
- 4. Start the VMap.

VMap Operation:

- 5. Execute VMap Operation.
- 6. Prepare to write and read data upon next refresh.
- 7. Refresh the VMap.
- **8.** Read input data from host's version of the VMap.

Close Out VMap:

9. Stop and close the VMap.

7.8.1.1 VMap Configuration 1. Prepare for serial communication by setting configuration properties, enabling the serial port, and setting up the channel list and flags.

```
//Set the configuration properties and enable the serial port.
//Note that SetSerialConfiguration() calls DqAdv101SerialSetConfig()
//and DqAdv101SerialEnable()
```

SetSerialConfiguration(hd, DEVN);

 $//\ {\rm Set}$ up the channel list and flags

```
cl_in[0] = DQ_MF101_VMAP_CHAN_IN_SERIAL;
cl_out[0] = DQ_MF101_VMAP_CHAN_OUT_SERIAL;
flags_in[0] = DQ_VMAP_FIF0_STATUS;
flags_out[0] = DQ_VMAP_FIF0_STATUS;
```

2. Create a new VMap, by calling DqRtVmapInit(). One copy of the VMap is stored on the IOM and another is stored on the host. The refresh rate parameter is ignored for serial communication.

```
//Create and initialize a VMap
DqRtVmapInit(hd, &vmapid, 0);
```

3. Add the channels to the VMap with their corresponding subsystem names (Table 7-13), channel lists, and flags.

4. Start the VMap with the configuration and channels requested above.

//Start the VMap.

DqRtVmapStart(hd, vmapid);

7.8.1.2VMapExecute the following steps in the VMap Operation section until there is a
terminating condition.

5. Prepare to write and read serial data at the next refresh of the VMap.

//Prepare output data.

len = sprintf((char*)(&out_data[0]), "output string example");

// Write bytes to be sent at next refresh

DqRtVmapWriteOutput(hd, vmapid, DEVN, cl out[0], len, out data);

// Request the max number of bytes to receive at next refresh

DqRtVmapRequestInput(hd, vmapid, DEVN, cl_in[0], MAX_RX_MESSAGES);

6. Refresh the VMap.

// Write output data to each TX port FIFO and Read each RX port FIFO
DqRtVmapRefresh(hd, vmapid, 0);

Read input data from the host's version of the map using DqRtVmapReadInput().



7.8.1.3Close Out8. Stop and clean up the VMap with the calls:

VMap

```
DqRtVmapStop(hd, vmapid);
```

DqRtVmapClose(hd, vmapid);

7.9 AVMap API Asynchronous Variable Map (AVMap) uses the same API as Point-by-Point mode for channel configuration (Section 7.4); however, generic AVMap functions are used for reading data.

Refer to *SampleAVMap101* for an example of how to set up and run an AVMap on the UEI-PIO-1010. The example program also provides more detail on declaring and initializing the variables used in the following tutorial. Table 7-15 lists the UEI-PIO-1010 channels that can be added to the AVMap.

Table 7-15 AVMap Channels

Subsystem	Channels	Notes
DQ_MF101_SS_AI (DQ_SS0IN)	ch DQ_LNCL_GAIN (DQ_MF101_AIGAIN_1)	Channel ORed with the gain bits (bits 8-11) For differential channels, OR in DQ_LNCL_DIFF

7.9.1AVMap
TutorialThis section provides a basic overview of AVMap usage. As shown in
SampleAVMap101, an AVMap program is structured as follows:

AVMap Configuration:

- 1. Create a VMap.
- **2.** Configure input channels, voltage divider, and moving averages.
- **3.** Add input channels to the VMap.
- 4. Set the channel list and scan rates.
- 5. Start the VMap.

AVMap Operation:

- 6. Schedule input data to read upon next refresh.
- 7. Refresh the VMap and get data

Close Out AVMap:

8. Stop and close the VMap.

7.9.1.1 AVMap Configuration

1. To create a new AVMap, call DqRtVmapInit().

//Create the VMap

DqRtVmapInit(hd, &vmapid, VMAP RATE);



2. Configure input channels and optionally configure voltage divider and moving averages.

```
//Configure input channels
for (ch = 0; ch < AI_CHANNELS; ch++) {
    //Build AI channel list. For differential bitwise OR in DQ_LNCL_DIFF.
    in_cl[ch] = ch | DQ_LNCL_GAIN(AI_GAIN) /* | DQ_LNCL_DIFF */;
    in_flags[ch] = DQ_VMAP_FIFO_STATUS;
}
//Optionally configure voltage divider and moving averages</pre>
```

DqAdv101AISetConfig(hd, DEVN, AI DIVIDER MASK, AI MOVING AVERAGES);

3. Add the channels to the VMap with their corresponding subsystem names (Table 7-15).

//Add channels to the VMap

4. Set the channel list and scan rate.

5. Start the AVMap.

//Start the AVMap. Only now the transfer list is transmitted to the IOM
DqRtAXMapStart(hd, vmapid, XMAPMODE, XMAPRATE, XMAPWMRK, 0);

7.9.1.2 AVMap Operation 6. Setup to read data out of the VMAP. Note that data is not actually transferred to the IOM until the DqRtVmapRefresh() call.



7. Loop through the remaining steps in AVMap Operation.

```
//Refresh Inputs
//Note that DgRtAVmapRefreshInputsExt() can return DQ WAIT ENDED, indicating
//that no packet was sent from the IOM to the host within the timeout.
DqRtAVmapRefreshInputsExt(hd, vmapid, &pkttype, &counter, &wm_timestamp, NULL)
// Get data from the last DqRtVmapRefresh call
DqRtVmapGetInputData(hd, vmapid, 0, rq size, &in data size,
     &in avl size, (uint8*)in bdata);
// Iterate through each received sample of each scan
scans rcvd = scans rcvd + ((in data size / (int)sizeof(uint32)) /
                                                   num input channels);
for (i = 0; i < (in_data_size / (int)sizeof(uint32)); i++) {</pre>
    // Extract single sample from buffer,
    //convert data to host endian order
    recv_data = DqNtohl(hd, in_bdata[i]);
    // Check if this is a timestamp
    if (recv data & DQ MF101 CLI TIMESTAMP) {
        timestamp = (double)((recv data & 0x7fffffff) * (1.0 /
                     ((BUS FREQUENCY) / (DQ LN 10us TIMESTAMP + 1))));
        fprintf(fo, "%.6f\n", timestamp);
    } else {
        // Verify data is from analog input subsystem
        recv ss = DQ MF101 CLI SS(recv data);
        switch (recv ss) {
        case DQ_MF101_CLI_SS_AIN:
            // Extract channel and data from sample
            recv ch = DQ MF101 CLI AI CHAN(recv data);
            recv data = DQ MF101 CLI AI DATA(recv data);
            // Convert to scaled value and write to file
            Chk4Err(DqAdvRawToScaleValue(hd, DEVN,
                              in cl[recv ch], recv data,
                              &in fdata), goto finish up);
            fprintf(fo, "%.6f,", in fdata);
            break;
        default:
            break;
        }
    }
}
```

7.9.1.3 Close Out **AVMap**

8. Stop and clean up the AVMap with the calls:

DqRtAXMapEnable(hd, FALSE); DqRtVmapStop(hd, vmapid); DqRtVmapClose(hd, vmapid);



Appendix A Accessories

A.1 MF-101 STP Board and Cable

The DNA-MF-CBL-STP accessory kit is designed to simplify field wiring to the UEI-PIO-1010. The DNA-MF-CBL-STP kit contains two pieces: the DNA-CBL-MF-1M cable and the DNA-STP-MF-101 screw terminal panel, which may also be ordered separately if desired.



Figure A-1 Photo of DNA-STP-MF-101 screw terminal board with DNA-CBL-MF-1M cable

DNA-CBL-MF-1M

This round, heavy-shielded cable attaches to the UEI-PIO-1010 using a 62-pin male D-sub connector. The cable splits out analog and digital signals into a 37-pin female D-sub and a 62-pin female D-sub respectively, which plug directly into the DNA-STP-MF-101 screw terminal board. Splitting the analog and digital signals into separate cables ensures good noise performance on the analog signals even when the digital I/O section might be switching high frequencies or currents. The cable utilizes twisted pairs to further reduce noise and crosstalk.

The "1M" cable is 1 meter (3.28 ft) long and weighs 0.46 lbs (0.21 kg).



DNA-STP-MF-101

The STP-MF-101 is a screw terminal panel which connects to the UEI-PIO-1010 using the DNA-CBL-MF-1M splitter cable. The pinout is shown in Figure A-2. Features include:

- All signals brought out to five 20-position terminal blocks
- DB-9 female connector for RS-232/422/485
- RJ-11 jack for I²C
- Jumper block for connecting TTL inputs to either +5V or DGnd
- On-board ADT7420 temperature sensor for cold junction compensation.
 The sensor connects to the I²C port using a jumper.
- An on-board LED indicates the presence of the +5V supply (pin 24).

The STP-MF-101 board measures 7 x 4.25 inches (17.8 x 10.8 cm) and weighs 0.30 lbs (0.14 kg).





20-position terminal blocks

JT1	JT2	JT3	JT4	JT5
O DV 12-15 [32] O DIO-15 [53] O DIO-14 [10] O DGnd [31] O DIO-12 [11] O DGnd [31] O DV 8-11 [30] O DV 8-11 [30] O DIO-10 [8] O DIO-10 [8] O DIO-9 [52] O DGnd [29] O DIO-8 [9] O DIO-8 [9] O DIO-8 [27]	 DV 4-7 [28] DV 4-7 [28] DIO-07 [49] DGrd [29] DIO-06 [6] DGnd [29] DIO-05 [50] DGnd [27] DGnd [27] DV 0-3 [26] DV 0-3 [26] DV 0-3 [26] DIO-02 [4] DGnd [27] DIO-02 [4] DGnd [25] DGnd [25] DGnd [25] 	○ +5V-TTL [24] ○ Gnd [25] ○ Gnd [25] ○ Trig Out [45] ○ Trig In [46] ○ TTL 2 [13] ○ TTL 2 [13] ○ TTL 2 [13] ○ TTL 0 [12] ○ Gnd [23] ○ I2C SDA [3] ○ Gnd [23] ○ Gnd [23] ○ Grad [25] ○ CTS232/RX485+ [43] ○ RTS232/TX485+ [13] ○ TX232/ZX485+ [22] ○ Gnd [25]	 AOut 0 [36] AGnd 0 [15] AOut 1 [35] AGnd 1 [14] AGnd [59] AIn 0/0+ [37] AIn 1/0- [16] AGnd [59] AGnd [59] AGnd [59] AIn 3/1- [57] AGnd [59] AGnd [59] AIn 4/2+ [38] AIn 5/2- [17] AGnd [59] AGnd [59] AIn 5/2- [17] AGnd [59] AGnd [59] AIn 6/3+ [39] AIn 7/3- [18] AGnd [59] 	 AGnd [60] Aln 8/4+ [40] Aln 9/4- [19] AGnd [60] AGnd [60] Aln 10/5+[62] Aln 11/5-[61] AGnd [60] AGnd [60] AIn 12/6+ [41] AIn 13/6- [20] AGnd [60]
DB-9 (female)	RJ-11	jack	Jumpers	
RX232/RX485+ RTS232/TX485+ TX232/TX485- CTS232/RX485-	Gnd I2C SCL I2C SDA Gnd		1 - 2 - 3 0 0 0 Final diameter of the second secon	

Figure A-2 DNA-STP-MF-101 Pinout



Gnd -

*unlabeled pins are n/c

-0

A.2 General Purpose STP Board and Cable

The UEI-PIO-1010 is also compatible with UEI's general purpose 62-pin cable and screw terminal board. This may be an attractive alternative when space is at a premium or your application is not switching at high frequency or utilizes high power digital signals.

DNA-CBL-62

The DNA-CBL-62 is a 62-conductor, round, shielded cable with 62-pin male D-sub connectors on both ends. It is made with round, heavy-shielded cable; it is 2.5 ft (75 cm) long with a weight of 9.49 ounces (269 grams).

The cable is also available in the following lengths:

- 10 ft (3.05 m) P/N DNA-CBL-62-10
- 20 ft (6.10 m). P/N DNA-CBL-62-20
- 40 ft (12.2 m). P/N DNA-CBL-62-40

DNA-STP-62

The STP-62 is a Screw Terminal Panel with three 20-position terminal blocks (JT1, JT2, and JT3) plus one 3-position terminal block (J2). The dimensions of the STP-62 board are $4w \times 3.8d \times 1.2h$ inch (10.2 x 9.7 x 3 cm) (with standoffs). The weight of the STP-62 board is 3.89 ounces (110 grams).



Figure A-3 Pinout and Photo of DNA-STP-62 Screw Terminal Panel



A.3 Test Adapter DNx-TADP-101

The DNx-TADP-101 facilitates testing of the UEI-PIO-1010's I/O module independent of field wiring. The test adapter plugs into the DB-62 connector on the UEI-PIO-1010 and loops back analog inputs to outputs, industrial digital inputs to outputs, TTL inputs to outputs, and serial receiver to transmitter. A built-in ADT7420 temperature sensor is used to verify I²C port functionality.

A.4 Power/Sync/ CBL-PIO-DBG

Serial Breakout Cable

The CBL-PIO-DBG debug cable breaks out the 15-pin Power/Sync/Serial connector on the UEI-PIO-1010 into separate power, sync, and serial connectors. The cable is 4.5 ft (137 cm) long, round, and shielded.



Figure A-4 Pinout and Photo of CBL-PIO-DBG cable



Appendix B

Network Interface Card Configuration on Windows

- B.1 Configuring an This section describes how to configure an Ethernet card on a Windows 10 host PC.
 on Windows
- B.1.1
 Install
 If you already have an Ethernet card installed, skip ahead to the next section,

 Ethernet Card
 "Configure TCP/IPv4".

If you have just added an Ethernet card, install it by doing the following:

- STEP 1: Click Start » Control Panel from the Windows menu.
- **STEP 2:** Under "Hardware and Sound", click **Add a device** and follow the on-screen instructions.
 - **NOTE:** We recommend that you allow Windows to search for and install your Ethernet card automatically. If Windows does not find your Ethernet card, you will need to install it manually by following the manufacturer's instructions.

Once your Ethernet card has been installed, continue to the next section.

B.1.2 Configure TCP/IPv4

- STEP 1: Click Start » Control Panel from the Windows menu.
- STEP 2: In the Control Panel window, click View network status and tasks (Figure B-1).



Figure B-1 Control Panel Window

STEP 3: In the left sidebar of the *Network and Sharing Center* window, click **Change adapter settings** (Figure B-2). The Ethernet port on your PC should not have a cable attached at this time.





Figure B-2 Network and Sharing Center Window

STEP 4: In the Network Connections window, double-click the network interface you are connecting to the Cube/RACK. This will typically be labeled *Ethernet* (Figure B-3) or Local Area Connection if you are using your primary network interface card (NIC).



Figure B-3 Network Connections Window

STEP 5: In the *Ethernet Properties* window, verify the *Networking* tab is selected, and double-click **Internet Protocol Version 4 (TCP/IPv4)** (Figure B-4).

Ethernet Properties ×			
Networking Sharing			
Connect using:			
Intel(R) Ethemet Connection (10) I219-LM			
Configure			
This connection uses the following items:			
Gient for Microsoft Networks File and Printer Sharing for Microsoft Networks Gos Papiet Scheduler			
Internet Protocol Version 4 (TCP/IPv4)			
Incrosoft Network Adapter Multiplexor Protocol Incrosoft LLDP Protocol Driver			
Internet Protocol Version 6 (TCP/IPv6)			
< >			
Install Uninstall Properties			
Description Transmission Control Protocol/Internet Protocol. The default wide area network protocol that provides communication across diverse interconnected networks.			
OK Cancel			

Figure B-4 Ethernet Properties Window



STEP 6: In the Internet Protocol Version 4 (TCP/IPv4) window, click the Use the following IP address button. Note any addresses listed in the IP Address, Subnet Mask, Default Gateway, Preferred DNS Server or Alternate DNS Server fields. You may want to re-enter them later to reconfigure your PC when you are done with the Cube/RACK.

Internet Protocol Version 4 (TCP/IPv4) Properties				
General				
You can get IP settings assigned automatically if your network supports this capability. Otherwise, you need to ask your network administrator for the appropriate IP settings.				
Obtain an IP address automatical	Obtain an IP address automatically			
• Use the following IP address:				
IP address:	192 . 168 . 100 . 1			
Subnet mask:	255 . 255 . 255 . 0			
Default gateway:				
Obtain DNS server address autom	Obtain DNS server address automatically			
• Use the following DNS server add	resses:			
Preferred DNS server:				
Alternate DNS server:				
Validate settings upon exit	Advanced			
	OK Cancel			

Figure B-5 Internet Protocol Version 4 (TCP/IPv4) Window

STEP 7: Enter the *IP Address* as 192.168.100.1 and the *Subnet mask* as 255.255.255.0 (Figure B-5).

Setting the host PC NIC address to 192.168.100.1 with a subnet mask of 255.255.255.0 allows the host PC to communicate with components with IP addresses from 192.168.100.2 through 192.168.100.254 via that NIC port. All UEI Cubes and RACKs on this network will need to have unique IP addresses in that range. (The default IP address of the Cube/RACK is 192.168.100.2, now within the required range.

STEP 8: Click OK and/or Close and close out of network setup windows.



For instructions on setting the IP address, subnet mask, and default gateway on the UEI chassis, refer to "Updating IP Address (PowerDNA)" on page 52.

