

DNR-12-1G Series RACKtangle[™] and DNR-6-1G Series HalfRACK[™]

Data Acquisition Systems

User Manual

October 2018 PN Man-DNR-X-1G

© Copyright 1998-2018 United Electronic Industries, Inc. All rights reserved.

Information furnished in this manual is believed to be accurate and reliable. However, no responsibility is assumed for its use, or for any infringement of patents or other rights of third parties that may result from its use.

C E

All product names listed are trademarks or trade names of their respective companies.

See the UEI website for complete terms and conditions of sale: http://www.ueidaq.com/cms/terms-and-conditions/

Contacting United Electronic Industries

Mailing Address:

27 Renmar Avenue Walpole, MA 02081 U.S.A.

For a list of our distributors and partners in the US and around the world, please contact a member of our support team:

Support:

Telephone:	(508) 921-4600
Fax:	(508) 668-2350

Also see the FAQs and online "Live Help" feature on our web site.

Internet Support:

Support:	support@ueidaq.com
Website:	www.ueidaq.com
FTP site:	ftp://ftp.ueidaq.com

Product Disclaimer:

WARNING!

DO NOT USE PRODUCTS SOLD BY UNITED ELECTRONIC INDUSTRIES, INC. AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

Products sold by United Electronic Industries, Inc. are not authorized for use as critical components in life support devices or systems. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Any attempt to purchase any United Electronic Industries, Inc. product for that purpose is null and void and United Electronic Industries Inc. accepts no liability whatsoever in contract, tort, or otherwise whether or not resulting from our or our employees' negligence or failure to detect an improper purchase.

Specifications in this document are subject to change without notice. Check with UEI for current status.

Table of Contents

Chapter	1 Introduction	. 1
1.1	Organization of This Manual	. 1
1.2	Product Versions Described in This Manual	. 3
Chapter	r 2 The DNR-12-1G Series RACKtangle System	. 4
2.1	PowerDNR DNR-12-1G System Overview	. 4
2.2	DNR-12-1G Specifications	. 6
2.3	DNR-12-1G Key Features	. 7
2.4 2.4.1 2.4.2 2.4.3	DNR-12-1G RACKtangle Enclosure DNR-12-1G Enclosure DNR-12-1G Enclosure Common Components DNR-12-1G Cooling Air Flow	. 8 . 8 . 8 13
2.5	DNR-12 Power, NIC/CPU, and I/O Boards LEDs & Controls	14
2.6	DNR-POWER-DC Module	17
2.7 2.7.1	DNR-CPU/NIC Module Device Architecture of DNR Core Module	21 22
2.8	DNR-Buffer Module	24
2.9	DNR I/O Boards	24
2.10	DNR-12-1G DC Power Thresholds	24
Chapter	r 3 The DNR-6-1G Series HalfRACK System	25
3.1	PowerDNR DNR-6-1G System Overview	25
3.2	DNR-6-1G Specifications	27
3.3	DNR-6-1G Key Features	28
3.4 3.4.1 3.4.2 3.4.3	DNR-6-1G HalfRACK Enclosure. DNR-6-1G Enclosure. DNR-6-1G Enclosure Common Components DNR-6-1G Cooling Air Flow.	29 29 30 32
3.5	DNR-6 Power, NIC/CPU, and I/O Boards LEDs & Controls	33
3.6	DNR-6-1G DNR-POWER-DC Module	34
3.7	DNR-6-1G DNR-CPU/NIC Module	34
3.8	DNR-6-1G DNR-IO-Modules	34
3.9	DNR-6-1G DC Power Thresholds	35
Chapter	4 Installation and Configuration	36
4.1 4.1.1 4.1.2	Initial Installation Guide Inspect Package Install Software	36 37 37
4.2	Initial Boot-up	39
4.3	IP Address Overview & Update Procedures	41
t 2018	October 2018 www.ueida	aq.com



4.3.1 4.3.2 4.3.3	When Should You Change the IP Address? 41 How to Change the Primary IP Address (NIC1). 42 How to Change the Secondary (Diagnostic) IP Address (NIC2). 43
4.4 4.4.1	Network Configuration 44 Example of Configuring Network Settings 45
4.5	Troubleshooting
4.6 4.6.1 4.6.2 4.6.3	Updating Firmware50Determining Currently Installed Firmware Version51Updating Firmware via PowerDNA Explorer52Updating Firmware via Serial Interface54
4.7 4.7.1 4.7.2 4.7.3	Mounting and Field Connections56Physical Dimensions56Pinout Diagrams58Network Wiring58
4.8	Wiring I/O Boards
4.9	Repairing (and Upgrading) a DNR System
4.10	Configuring a NIC Port for Diagnostic Mode
4.11 4.11.1 4.11.2	Disabling Writes to Flash/EEPROM (NVRAM)
Chapter	5 PowerDNA Explorer
5.1 5.1.1	Getting Started with PowerDNA Explorer 69 Connecting PowerDNA Explorer to Your System 70
5.2 5.2.1 5.2.2 5.2.3 5.2.4	Overview of the Main Window72Menu Bar72Toolbar78Device Tree78Settings Panel80
5.3 5.3.1 5.3.2 5.3.3 5.3.4	Exploring I/O Boards with PowerDNA Explorer83Digital Input/Output Board Settings83Analog Output Board Settings86Analog Input Board Settings87Counter/Timer Board Settings88
Chapter	6 Programming CPU Board-specific Functions
6.1	Overview
6.2	Memory Map Overview
6.3	Startup Sequence
$\begin{array}{c} 6.4 \\ 6.4.1 \\ 6.4.2 \\ 6.4.3 \\ 6.4.4 \\ 6.4.5 \\ 6.4.6 \\ 6.4.7 \end{array}$	Setting and Reading CPU Core Parameters via Serial Port. 93 Help Command 94 Show System Parameters Command 95 Set and Store Commands 96 Reset DNR-X-1G Command 99 Password Command 100 Display Table of Installed Boards & Logic Version Command 100 Display Power Diagnostics Command 102



6.4.8	Memory Test/Memory Clear Command	103
6.4.9	Monitor CPU and Pbuf Usage Command	103
6.4.10	Clock and Watchdog Access Command	104
Appendix A .		105
Network Interfa	ce Card Configuration	
Appendix B		
Field Replacement of Fuses on DNA and DNR Boards		
Index	•••••••••••••••••••••••••••••••••••••••	111



List of Figures

Chapter	1 Introduction	. 1
Chapter	2 The DNR-12-1G Series RACKtangle System	. 4
2-1	Typical DNR-12-1G RACKtangle System.	4
2-2	DNR-12-1G Technical Specifications	6
2-3	DNR-12-1G PowerDNR Product Features	7
2-4	Typical PowerDNR DNR-12 Enclosure (Exploded View)	8
2-5	Typical PowerDNR DNR-12 Board Placement	9
2-6	Optional DNR-IO-Filler Panel for Empty Slots	.11
2-7	DNR-BRACKET Reversible Mounting Bracket	.11
2-8	DNR Board Ejection/Insertion Lever Operation	.12
2-9	DNR-12 Air Flow	.13
2-10	DNR-12-1G System Front Panel Arrangement	.14
2-11	DC Power Module LEDs	.15
2-12	DNR-CPU-1000/-XX Module LEDs	.15
2-13	Typical I/O Module LEDs	.16
2-14	DNR-POWER-DC Module	.18
2-15	Functional Block Diagram of DNR-POWER-DC Module	19
2-16	Functional Block Diagram of DNR-12 Enclosure	20
2-17	DNR-X-1G Series Core Module (CPU/NIC)	.21
2-18	FreeScale PowerPC CPU/NIC Controller Architecture	22
Chapter	[·] 3 The DNR-6-1G Series HalfRACK System	25
3-1	Typical DNR-6-1G HalfRACK System	.25
3-2	DNR-6-1G Technical Specifications	.27
3-3	DNR-6-1G HalfRACK Product Features	.28
3-4	Typical HalfRACK DNR-6 Enclosure (Exploded View)	.29
3-5	Typical PowerDNR DNR-6 Board Placement	.30
3-6	DNR-6 Air Flow	.32
3-7	DNR-6-1G System Front Panel Arrangement	.33
Chapter	• 4 Installation and Configuration	36
4-1	Typical MTTTY Screen after DNR-X-1G Boot-up	40
4-2	System Configuration Using show Command	.41
4-3	Using PowerDNA Explorer to Change IP Address	.42
4-4	Single DNR-X-1G Direct-Connected to Host without LAN Switch	44
4-5	Single Network for Operation and Diagnostics Using DNR Racks and LAN Switch	44
4-6	Separate Networks for Operation and Diagnostics: Two Racks & Two Switches	45
4-7	Typical Configuration for a Single DNR-X-1G with a LAN Switch	48
4-8	Displaving the Version of Your Firmware	.51
4-9	Update Firmware Menu Item	52
4-10	Password Dialog Box	.53
4-11	Firmware Update Progress Dialog Box	.53
4-12	Firmware Update via Serial Port	.55
4-13	Physical Dimensions of DNR-12 Enclosure	.56
4-14	Physical Dimensions of DNR-6 Enclosure	.57
4-15	DNR-X-1G Pinout Diagrams	.58
4-16	System Configuration with LAN Switch	58
4-17	DNR-X-1G NIC/CPU Core Module and Carrier	66
4-18	NVRAM Protection Jumper	67



Chapter	r 5 PowerDNA Explorer	39
5-1	PowerDNA Explorer	39
5-2	Address Ranges to be Scanned	70
5-3	Typical Screen for Analog Input Board	71
5-4	PowerDNA Explorer Main Window	72
5-5	PowerDNA Explorer Timeout Preferences	72
5-6	Address Ranges Dialog Box	73
5-7	Edit Address Ranges Dialog Box	73
5-8	After a Network >>Scan Network	74
5-9	Password Dialog Box for "Store Config" and "Store All Configs"	75
5-10	Password Dialog Box for "Update Firmware"	75
5-11	Example of a Hardware Report	76
5-12	Example of a Wiring Diagram Display	77
5-13	PowerDNA Explorer Toolbar Buttons (Config Level)	78
5-14	PowerDNA Explorer Toolbar Buttons (Board Level)	78
5-15	Example of the Device Tree	79
5-16	Example of IOM Settings Panel for HalfRACK DNR-6-1G	30
5-17	Example of I/O Device Settings	31
5-18	Screen from Network >> Start Reading Input Data	32
5-19	Example DIO-403 Inputs	33
5-20	Example DIO-403 Outputs	34
5-21	Example of DIO-403 Configuration	35
5-22	Example AO-308 Board	36
5-23	Example AI-207 Board	37
5-24	Example CT-601 Module	38
5-25	Example Quadrature Controls	38
5-26	Example Bin Counter Controls	39
5-27	Example Pulse Width Modulation (PWM) Controls	39
5-28	Example Pulse Period Controls	39
5-29	Example Frequency Controls	39
5-30	Example of Started Counter	90
Chapte	r 6 Programming CPU Board-specific Functions	 91
6-1	TCP/IP Properties	98
B-1	Location of Fuse for Base Boards Equipped with a Fuse10)9
B-2	Location of Fuses for DNR-POWER-DC Board11	10
B-3	Location of Fuses for DNR-POWER-1GB Board11	10



List of Tables

Chapter 1-1	1 Introduction	1 .3
Chapter 2-1 2-2	2 The DNR-12-1G Series RACKtangle System	4 .9 22
Chapter 3-1	3 The DNR-6-1G Series HalfRACK System	25 30
Chapter 4-1 4-2	4 Installation and Configuration	36 50 54
Chapter 5-1 5-2	5 PowerDNA Explorer	39 30 31
Chapter 6-1 6-2 6-3 6-4	6 Programming CPU Board-specific Functions)1)2)2)2
B-1	DNA/DNK Keplacement Fuses	79



Chapter 1 Introduction

This document describes the features, performance specifications, and operating functions of the DNR-12-1G Series RACKtangle[™] and the DNR-6-1G Series HalfRACK[™] data acquisition systems.

RACKtangle and HalfRACK versions are identical except for the size of the enclosure and the number of IO boards that can be installed. Both are designed for use with a Gigabit Ethernet 1000 Base-T communication network.

This chapter provides the following information about the DNR-X-1G systems:

- Organization of This Manual (Section 1.1)
- Product Versions Described in This Manual (Section 1.2)

1.1 Organization This DNR-X-1G User Manual is organized as follows:

of This Manual

- Chapter 1 Introduction
 This chapter describes the organization of the document and the conventions used throughout the manual.
- Chapter 2 DNR-12-1G Series RACKtangle[™] System This chapter provides an overview of a DNR-12-1G system, features, accessories, and a list of all items you need for initial operation.
- Chapter 3 DNR-6-1G Series HalfRACK[™] System This chapter provides an overview of a DNR-6-1G system, features, and accessories. It is essentially the same as the DNR-12-1G system except for enclosure size and number and arrangement of I/O boards.
- Chapter 4 Installation and Configuration This chapter summarizes the recommended procedures for installing, configuring, starting up, and troubleshooting a DNR-X-1G system.
- Chapter 5 PowerDNA Explorer This chapter provides a general description of the menus and screens of UEI's GUI-based communication application, PowerDNA Explorer, when used with a DNR-X-1G system.
- Chapter 6 Programming CPU Board-specific Functions This chapter describes tools and facilities used for programming boardspecific functions.
- Appendix A Configuring Additional Ethernet Cards This appendix describes procedures for installing and configuring Ethernet cards for use with Windows operating systems.
- Appendix B Field Replacement of Fuses This appendix describes procedures for replacing fuses in the field.
 - Index This is an alphabetical listing of topics covered in the manual, identified by page number.



Manual Conventions

To help you get the most out of this manual and our products, please note that we use the following conventions:



Tips are designed to highlight quick ways to get the job done, or reveal good ideas you might not discover on your own.

NOTE: Notes alert you to important information.



CAUTION! advises you of precautions to take to avoid injury, data loss, and damage to your boards or a system crash.

Text formatted in **bold** typeface generally represents text that should be entered verbatim. For instance, it can represent a filenames, as in the following example: "You can instruct users how to run setup using **setup.exe** executable."

Bold typeface will also represent button names, as in "Click Scan Network."

Text formatted in fixed typeface generally represents commands, source code, or other text that should be entered verbatim into the source code, initialization, or other file or at a command prompt.

Before you begin:



Before plugging any I/O connector into the chassis or board(s), be sure to remove power from all field wiring. Failure to do so may cause severe damage to the equipment.

No HOT SWAP



Always turn POWER OFF before performing maintenance on a UEI system. Failure to observe this warning may result in damage to the equipment and possible injury to personnel.

Usage of Terms



Throughout this manual, the term "Cube" refers to either a PowerDNA Cube product or to a PowerDNA RACKtangle[™] rack mounted system, whichever is applicable.

Additionally throughout this manual, the following conventions apply:

- "DNR-X-1G" refers to both DNR-12-1G and DNR-6-1G types of systems. The DNR-12-1G can accept up to 12 I/O boards and the DNR-6-1G can accept up to 6 I/O boards. The two models are identical in all other respects.
- Unless otherwise noted, "DNR-X-1G" applies to all versions of the RACKtangle and HalfRACK systems: DNR-X-1G (-00/-01), DNR-X-1G-02, and DNR-X-1G-03. Differences between product versions are noted on the following page.

Note that the -02 product version is a fully compatible upgrade of the -00/-01 version.



1.2	Product Versions Described in	This user manual provides documentation for the DNR-X-1G series data acquisition systems: DNR-X-1G, DNR-X-1G-02, and DNR-X-1G-03 product versions.
	This Manual	Each product version is available in a DNR-12-1G RACKtangle chassis or a DNR-6-1G HalfRACK chassis.
		Table 1-1 below provides a summary of features for each product version. Referto the following chapters in this manual for detailed descriptions.
		NOTE: Unless otherwise noted, DNR-X-1G refers collectively to the DNR-X-1G(-00/-01), DNR-X-1G-02, and DNR-X-1G-03 series of products.

Table 1-1 Summary of DNR-X-1G/DNR-X-1G-XX Product Versions

ltem	Summary of Features
DNR-X-1G	10/100/1000Base-T Ethernet interface
(DNR-X-1G-00 / DNR-X-1G-01)	Freescale MPC8347 CPU
	 1PPS synchronization support¹
	• 128 MB RAM ²
	 32 MB flash memory²
DNR-X-1G-02	10/100/1000Base-T Ethernet interface
	Freescale MPC8347 CPU
	 1PPS/IEEE-1588 synchronization support¹
	 Optional solid-state hard drives³
	• 256 MB RAM ²
	 32 MB flash memory²
DNR-X-1G-03	10/100/1000Base-T Ethernet interface
	 Freescale MPC8347E CPU, (encryption-ready / IPSec support pending)
	 1PPS/IEEE-1588 synchronization support¹
	 Optional solid-state hard drives³
	• 256 MB RAM ²
	 128 MB flash memory²

1.1PPS and IEEE-1588 synchronization support is described in the *PowerDNx 1PPS Sync Interface Manual*. 2.RAM and flash memory are not user-accessible for PowerDNA applications (hosted deployment). Portions of RAM and flash are available for UEIPAC-based systems (stand-alone deployment). See UEIPAC documentation for more information.

3.On UEIPAC-based systems (stand-alone deployment), solid state drives are used for data and/or root file system storage.See UEIPAC documentation for more information.



Chapter 2 The DNR-12-1G Series RACKtangle System

This chapter provides the following information about the DNR-12-1G Series RACKtangle[™] system:

- PowerDNR DNR-12-1G System Overview (Section 2.1)
- DNR-12-1G Specifications (Section 2.2)
- DNR-12-1G Key Features (Section 2.3)
- DNR-12-1G RACKtangle Enclosure (Section 2.4)
- DNR-12 Power, NIC/CPU, and I/O Boards LEDs & Controls (Section 2.5)
- DNR-POWER-DC Module (Section 2.6)
- DNR-CPU/NIC Module (Section 2.7)
- DNR-Buffer Module (Section 2.8)
- DNR I/O Boards (Section 2.9)
- DNR-12-1G DC Power Thresholds (Section 2.10)

NOTE: For a list of product versions available for the DNR-12-1G Series RACKtangle systems, refer to Section 1.2 on page 3.

 2.1 PowerDNR DNR-12-1G
 System Overview
 UEI PowerDNR DNR-12-1G RACKtangle[™] systems are rack-mounted versions of the PowerDNA Cube Ethernet-based data acquisition systems. The DNR-12-1G houses a PowerDNA data acquisition system in a rack enclosure with cabling, installation hardware, LEDs, and a power switch

accessible from the front of the rack chassis. Multiple DNR-12-1G systems may be mounted in a single rack. All standard DNA- Cube I/O boards are also available in DNR- RACK versions for use in DNR-12-1G systems.



Figure 2-1. Typical DNR-12-1G RACKtangle System



A standard DNR-12-1G rack system consists of the following:

- One or more DNR-12 rack mounted enclosure(s)
- DNR-POWER-DC Power Module (one for each enclosure)
- DNR-CPU-1000 or DNR-CPU-1000-XX Module (Freescale MPC8347 or MPC8347E CPU and 1-GB Ethernet 1000 Base-T Network Interface Module — one for each enclosure)
- DNR-BUFFER Board Module (one for each enclosure)
- Optional DNR-IO-FILLER panels (one for each unused I/O slot) Note: These slot covers are optional and not included in the price of the rack
- DNA-PSU-180 180-Watt, 120/230 VAC to +24 VDC External Power Supply (one for each enclosure) with cable and Molex connector for plug-in to the DNR-POWER-DC Module front panel

To configure a complete data acquisition system, insert up to 12 DNR I/O boards into each PowerDNR rack enclosure. I/O boards may be specified in any combination of UEI's I/O boards.

All standard PowerDNA accessories are also available for use in a PowerDNR rack-mount system.

NOTE: For detailed descriptions of all I/O boards and accessories available for DNR-X-1G systems, refer to www.ueidaq.com.



UEI stand-alone systems (UEIPAC, UEISIM, UEIModbus, and UEIOPCUA deployments) are also available for use with DNR-12-1G RACK systems:

- UEIPAC 1200R Programmable Automation Controller
- UEISIM 1200R Simulink / Simulink Coder Target
- UEIModbus 1200R Modbus TCP-based Controller
- UEIOPCUA 1200R OPC-UA Server, accessed by any OPC-UA client



2.2 DNR-12-1G Specifications

Figure 2-2 lists the technical specifications of the DNR-12-1G PowerDNR system.

Standard Interfaces		
To Host Computer	Two independent 1000Base-T Gigabit Ethernet ports (100/10Base-T compatible)	
Distance from host	100 meters, max	
Other Interfaces	One USB 2.0 controller port, One USB 2.0 slave port.	
Config/General	RS-232, 9-pin "D"	
Sync	Custom cable to sync multiple racks	
I/O Slots Available		
DNR-12-1G	12 slots	
Data transfer and cor	nmunications rates	
Ethernet data transfer rate	20 megabytes per second	
Analog data transfer rate	up to 6 megasample per sec (16-bit samples)	
DMAP I/O mode	update 1000 I/O channels (analog and/or digital) in less than 1 millisecond, guaranteed	
Processor		
CPU	Freescale 8347, 400 MHz, 32-bit	
Memory	128 MB (not including on-board Flash)	
Status LEDs	Power supplies within spec, One second system heart-beat, Attention, Read/Write, Power, Com- munications Active	
E		
Environmental		
Temp (operating)	Tested to -40 °C to 70 °C	
Temp (operating) Temp (storage)	Tested to -40 °C to 70 °C -40 °C to 85 °C	
Temp (operating) Temp (storage) Humidity	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing	
Temp (operating) Temp (storage) Humidity Vibration	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing	
Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64)	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random	
Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6)	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal	
Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal	
Environmental Temp (operating) Temp (storage) Humidity Vibration (<i>IEC 60068-2-64</i>) (<i>IEC 60068-2-6</i>) Shock (IEC 60068-2-27)	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations	
Environmental Temp (operating) Temp (storage) Humidity Vibration (<i>IEC 60068-2-64</i>) (<i>IEC 60068-2-6</i>) Shock (IEC 60068-2-27) MTBF	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions DNR-12 series	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 5.25″ x 6.2″ x 17.5″ (3U in a 19″ rack)	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions DNR-12 series Power Requirements	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 5.25″ x 6.2″ x 17.5″ (3U in a 19″ rack)	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions DNR-12 series Power Requirements Voltage	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10-500 Hz, 3 g (rms), Broad-band random 10-500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 5.25" x 6.2" x 17.5" (3U in a 19" rack) 9 - 36 VDC (AC adaptor included)	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions DNR-12 series Power Requirements Voltage Fuse	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 5.25" x 6.2" x 17.5" (3U in a 19" rack) 9 - 36 VDC (AC adaptor included) Internal 10 A	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions DNR-12 series Power Requirements Voltage Fuse Power Dissipation	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10-500 Hz, 3 g (rms), Broad-band random 10-500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 9 - 36 VDC (AC adaptor included) Internal 10 A 13 W at 24 VDC (not including I/O boards)	
Environmental Temp (operating) Temp (storage) Humidity Vibration (IEC 60068-2-64) (IEC 60068-2-6) Shock (IEC 60068-2-27) MTBF Physical Dimensions DNR-12 series Power Requirements Voltage Fuse Power Dissipation Power Monitoring	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10–500 Hz, 3 g (rms), Broad-band random 10–500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 9 - 36 VDC (AC adaptor included) Internal 10 A 13 W at 24 VDC (not including I/O boards)	
Environmental Temp (operating) Temp (storage) Humidity Vibration (<i>IEC 60068-2-64</i>) (<i>IEC 60068-2-6</i>) Shock (<i>IEC 60068-2-27</i>) MTBF Physical Dimensions DNR-12 series Power Requirements Voltage Fuse Power Dissipation Power Dissipation Power Monitoring I/O board power	Tested to -40 °C to 70 °C -40 °C to 85 °C 0 to 95%, non-condensing 10-500 Hz, 3 g (rms), Broad-band random 10-500 Hz, 3 g, Sinusoidal 50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations 130,000 hours 9 - 36 VDC (AC adaptor included) Internal 10 A 13 W at 24 VDC (not including I/O boards) All internal power supplies monitored to ±1% accuracy. All PS voltages may be read by host. LED annunciators indicate out of range	

Figure 2-2. DNR-12-1G Technical Specifications



2.3 **DNR-12-1G Key Features**

The following table is a list of key features of a DNR-12-1G PowerDNR system.

Easy to Configure and Deploy

- Over 30 different I/O boards available
- Over 5 quadrillion possible configurations •
- Gigabit Ethernet based (100/10Base-T compatible) •
- Bracket kit for mounting to wall or in 19" racks •
- Industrial quality rubber feet for solid table-top mounting •
- Passive backplane ensures extremely low MTTR .
- Standard "Off-the-shelf" products and delivery

True Real-time Performance

- 1 msec updates guaranteed with 1000 I/O
- Up to 6 million samples per second •
- Use QNX, RTX, VxWorks

Flexible Connectivity

- 1000Base-T with Cat-5 cable
- Supports WIFI / GSM / Cell networks •
- Built-in USB 2.0 slave and controller ports •

Compact Size:

- 5.25" x 6.2" x 17.5"
- 300 analog inputs per rack •
- . 384 analog outputs per rack
- 576 digital I/O bits per rack
- 96 counter/quadrature channels per rack
- 144 ARINC-429 channels per rack
- 48 RS-232/422/485 ports per rack

Low Power:

- Less than 13 watts per typical rack (not including I/O)
- AC, 9-36 VDC or battery powered

Stand-alone Modes

- Upgradeable to UEIPAC 1200R
- Upgradeable to UEISIM 1200R •
- Upgradeable to UEIModbus 1200R

Rugged and Industrial:

- Solid Aluminum construction
- 130,000 hour MTBF •
- Operation tested from -40°C to +70°C
- Vibration tested to 3 g, (operating) •
- Shock tested to 50 g (operating) •
- All I/O isolated from rack and host PC

Outstanding Software Support

- Windows, Linux, RT Linux, Windows RT, RTX VXworks and QNX operating systems
- VB, VB .NET, C, C#, C++

October 2018

• MATLAB, LabVIEW, OPC, ActiveX support

Figure 2-3. DNR-12-1G PowerDNR Product Features



- 2.4 DNR-12-1G This section describes the DNR-12-1G chassis and provides an overview of common components included in every DNR-12-1G system. Enclosure
- **2.4.1DNR-12-1G**
EnclosureThe DNR-12 enclosure is a rigid mechanical structure with complete EMI
shielding (see Figure 2-4 below). Unused slots can be filled with filler panels
(filler panel diagram shown in Figure 2-6).

The DC/DC power module provides output voltages of 24, 3.3, 2.5, 1.5, and 1.2 VDC for the logic/CPU and 8 VDC to power the four cooling fans.



Figure 2-4. Typical PowerDNR DNR-12 Enclosure (Exploded View)

NOTE: Note that the rightmost module (I/O board slot 12) is 2-slots wide (to accommodate future designs and/or custom modules).

Also note that the DNR-12 enclosure has reversible mounting flanges designed for rack or surface mounting. Rubber feet are supplied for desktop or tabletop mounting. Refer to Section 4.7 on page 56 for more information about mounting options and field connections.

2.4.2 DNR-12-1G Enclosure Common Components Each DNR-12-1G chassis contains a power board (DNR-POWER-DC) with status indicators and an external ON/OFF switch. Each DNR-12-1G chassis also contains a CPU board with a dedicated GigE CPU and two Network Interface Control (NIC) ports, one for controlling up to 12 I/O boards mounted in the enclosure and another for diagnostics functions. Front-loading slots allow I/O boards to be quickly and easily installed and removed, as needed.



Up to 12 DNR I/O boards can be installed in the chassis; DNR I/O boards are functionally identical to the corresponding DNA boards for the PowerDNA Cube. The only differences between RACK and Cube I/O boards are the mounting hardware. The DNA version I/O boards are designed to stack in a Cube chassis. The DNR version I/O boards are designed to plug into the backplane of a RACK chassis.



up to 12 PowerDNR I/O Boards



Table 2-1 Components in PowerDNR DNR-12 Enclosure

Item / Part No.	Description
DNR-POWER-DC	One isolated DC/DC Power Module/Power Monitor with status indicators, a local on/off switch, and 4-pin Molex Power-In connector. (Refer to Section 2.6 for detailed information)
DNR-CPU-1000, DNR-CPU-1000-02, DNR-CPU-1000-03	One dual-slot CPU/NIC module with status indicators, two Ethernet connectors (Main and Diagnostic Ports), sync connector, reset pushbutton, SD card slot, USB controller/slave ports (reserved), and a DB-9 connector for a serial port. (Refer to Section 2.7 for detailed information)
DNR-BUFFER	One for buffering address/control/clock lines (not currently addressable). (Refer to Section 2.8 for detailed information)
PowerDNR I/O Boards	Up to 12 front pull-out I/O boards (DNR boards are functionally identical to PowerDNA Cube I/O boards but designed for installation in a DNR rack enclosure). (Refer to Section 2.9 for detailed information)
DNR-BP-12	One backplane with two temperature sensors (see Figure 2-4 for diagram)
DNR-IO-FILLER	Blank filler panels for all unused slots (see Figure 2-6 . Note that this item is optional / not included in price of rack)
Fans	Four 8-volt cooling fans mounted on the rear of the enclosure (see Figure 2-9 for air flow diagram)

All UEI modules are available in both PowerDNA and Power DNR package designs.



Physical A feature of the DNR-X-1G design is that the address of a module is determined 2.4.2.1 Addressing of by the position of the module within the enclosure, numbered from left to right. A typical module address is: DNR-12-1G Components

0xA00nxxxx

where A00 is the BASE address

n is the module position number starting from 0 at the left **xxxx** is the address of the module

With this addressing method, the address of a given I/O board (module) automatically changes if you move it from one position to another within the enclosure.

The slots or module positions are numbered as follows (left to right):

Physical Position	Position Number	Module Description	
1	0xC	POWER-DC	
2	0x0	I/O Board 1	
3	0x1	I/O Board 2	
4	0x2	I/O Board 3	
5	0x3	I/O Board 4	
6	0x4	I/O Board 5	
7	0x5	I/O Board 6	
8	0xD	POWER-1GB	
	0xE	CPU/NIC	
9	N/A	BUFFER	
10	0x6	I/O Board 7	
11	0x7	I/O Board 8	
12	0x8	I/O Board 9	
13	0x9	I/O Board 10	
14	0xA	I/O Board 11	
15	0xB	I/O Board 12	



2.4.2.2 DNR-IO-FILLER, DNR-BRACKET, & DNR- I/O Board Drawings Grounding Fingers Grounding

Figure 2-6. Optional DNR-IO-Filler Panel for Empty Slots









Figure 2-8. DNR Board Ejection/Insertion Lever Operation



2.4.3 DNR-12-1G Cooling Air Flow

As shown below in **Figure 2-9**, cooling air is drawn into the rear of the enclosure via four fans, routed forward over the electronic circuit boards, up to the top of the enclosure, and then out the top rear of the enclosure. The system is designed to maintain positive pressure cooling within the enclosure at all times.



Figure 2-9. DNR-12 Air Flow

Two sensors mounted on the backplane over the Power Module and over the CPU board continuously monitor internal temperatures, turning fans on if the internal temperature exceeds 45°C, off if it falls below 45°C, and shutting down power if a high limit is exceeded.



2.5 DNR-12 DNR-12-1G LED indicators are illustrated in Figure 2-10. Power, NIC/ CPU, and I/O Boards LEDs & Controls
DNR-12-1G LED indicators are illustrated in Figure 2-10. The power, CPU, and I/O board LEDs are individually described in Figure 2-11, Figure 2-12, and Figure 2-13 respectively.



Figure 2-10. DNR-12-1G System Front Panel Arrangement



Figure 2-11. DC Power Module LEDs



Figure 2-12. DNR-CPU-1000/-XX Module LEDs





Figure 2-13. Typical I/O Module LEDs



2.6 DNR-POWER-DC Module The DNR-POWER-DC Module is a dedicated DC/DC source and control module available only for use with a PowerDNR rack enclosure. It is always mounted in the leftmost slot of the DNR chassis and is recognized on the PowerDNR bus with an ID of 0x020 at address 0xA00C0000.

The non-isolated side (NIS) logic complies with full common logic interface (CLI) implementation. The key features of the DNR-POWER Module are:

- Input power 9-36 VDC 80W maximum, protected by resettable fuses and EMI chokes
- Power supply on/off switch (with guard)
- Output power sources (all with greater than 90% efficiency)

24V, 1A (24W)

3.3V, 5A (16.5W, including the 2.5V derived voltage)

2.5V, 3A (derived from 3.3V source)

1.5V, 5A, (7.5W, including the 1.2V derived voltage)

8V, 0.5A (4W for fans)

- DC/DC for 24V, 3.3V, and 1.5V are synchronized from the single spreadspectrum clock source in the CPU/NIC Module for lower EMI noise level
- Fan control (Forced ON) and status ON/OFF
- Monitoring and LED indicators (1% accuracy, 0.25Hz update rate) for:
 - All output voltages
 - Input current for the 9-36VDC for the DNR Enclosure
 - All voltages from the NIC Module (24V, 3.3V, 2.5V)
 - Temperature of the DNR backplane (2 sensors)
- Onboard FPGA logic chip is CYCLONE EP1C3/C6T144
- TI MSP4300 microcontroller used for logic reprogramming
- Input-Output connector is a 128-pin component that provides 9-36VDC for all modules from an external power source





Figure 2-14. DNR-POWER-DC Module







Figure 2-15. Functional Block Diagram of DNR-POWER-DC Module

As shown in Figure 2-15, the DNR-POWER-DC Module operates as follows:

A 9-36 VDC voltage input (Vin) from an external source is connected to the board through a replaceable slow-blow fuse. The board monitors the input current and passes Vin to the DNR bus as Vout.

Vout also is connected to DC/DC converters that produce 24 VDC, 3.3 VDC and 1.5 VDC output voltages, which are also placed on the DNR bus. Both 3.3 and 1.5 VDC voltages are connected to low dropout regulators that, in turn, generate the 2.5 VDC and 1.2 VDC output voltages on the bus. The 24 VDC source is fed to a low dropout regulator that produces 8 VDC to drive the cooling fans (through fan controller chips).



The input current and all output voltages, including the +2.5, +3.3, and +24 VDC from the NIC module, plus signals from the two temperature sensors mounted within the enclosure, are input to a 24-bit delta-sigma A/D converter. Except for Vin, the voltage sources use 1:23.1 dividers on the front end. Vin uses a 1:45.3 divider.

Figure 2-16 shows the interaction of modules within a DNR-12 enclosure when the DNR-BUFFER module is used.



Figure 2-16. Functional Block Diagram of DNR-12 Enclosure

As shown above, the I/O slots are divided into two groups: 0 to 5 and 6 to 0xB. 0xC for the DC Power Module is included with the 0 to 5 group. The DNR-BUFFER board is located at the center of the enclosure, which is also at the center point of the ADDR/CTRL bus. The DNR-CPU-1000 module is also located at the center of the enclosure and the center of the data bus to minimize bus delays. The CPU addresses I/O Boards and transmits clock ticks through the Buffer Board, which controls the Addr/Ctrl and clock lines to the modules.

Temperature sensors monitor temperatures within the enclosure above the DNR-POWER-DC module and the DNR-CPU module.



2.7 DNR-CPU/NIC The DNR-CPU/NIC Core Module (DNR-CPU-1000, DNR-CPU-1000-02, or DNR-CPU-1000-03) occupies two slots of a DNR-X-1G RACKtangle[™] enclosure.

The DNR-CPU/NIC Core module consists of a Freescale (formerly Motorola) MPC8347 or MPC8347E 32-bit 400 MHz CPU and peripheral devices (USB 2.0, RS-232, NIC, SD, etc) for use with a Gigabit Ethernet communication network and an internal 66 MHz 32-bit common logic interface bus. The NICs are copper (1000BaseT) interfaces. The module has an RS-232 port used for configuration and also two USB 2.0 ports (controller and slave) for general purpose use (not implemented yet). LEDs on the front panel of each module indicate the current operating status of the device.



Figure 2-17. DNR-X-1G Series Core Module (CPU/NIC)



2.7.1 Device Figure 2-17 shows the architecture of the DNR-CPU-1000 Series Core Modules: of DNR Core Module



Figure 2-18. FreeScale PowerPC CPU/NIC Controller Architecture

The core of the system is a Freescale PowerPC MPC8347 or MPC8347E 32-bit 400 MHz processor, which controls the following components:

 Table 2-2 Components in PowerDNR Core Module (DNR-CPU-1000 Series)

ltem	Description
NIC1: Primary Network Interface MII Port	The NIC1 port provides communication between the DNR system and the primary LAN network.
NIC2: Diagnostic Network Interface MII Port	The NIC2 port provides access to the DNR system for monitoring system health during operation, using a separate diagnostic port. This port may also be assigned as the primary Ethernet port if NIC1 is not available for use.
RS-232 Port	The RS-232 port provides a serial communication link between the DNR-X-1G system and a standard RS-232 terminal.
USB 2.0 Dual Port (Controller and Slave)	The USB A and B ports are not supported on DNR-X-1G (hosted) systems (only supported on UEIPAC, UEISIM, UEIModbus, and UEIOPC-UA deployments).
32 MB or 128 MB Flash Memory ¹	DNR-X-1G (-00/-01) systems provide 32 MB of flash memory (DNR-CPU-1000). DNR-X-1G-02 systems provide 32 MB of flash memory (DNR-CPU-1000-02). DNR-X-1G-03 systems provide 128 MB of flash memory (DNR-CPU-1000-03).



ltem	Description
128 MB or 256 MB of SDRAM ¹	DNR-X-1G (-00/-01) systems provide 128 MB of RAM (DNR-CPU-1000). DNR-X-1G-02 systems provide 256 MB of RAM (DNR-CPU-1000-02). DNR-X-1G-03 systems provide 256 MB of RAM (DNR-CPU-1000-03).
SYNC Port ²	A high-speed system-to-system synchronization connector permits triggers or clocks to be shared among multiple systems. Two systems may be connected together directly and larger groups may use the SYNC interface to share timing signals among many racks and systems.
	The trigger and clock inputs will accept signals from standard digital logic that is powered in the range of 3.3 V to 5 V. The inputs also have internal pull-up resistors to an internal 5 V supply, making the inputs also compatible with a low-side drive open-collector output. The Sync and trigger outputs have 5 V logic levels. The sync connector's ground and 5 V power connections are provided by its own isolated DC-DC converter.
IEEE-1588 Synchronization Support ²	DNR-X-1G-02 and DNR-X-1G-03 systems implement IEEE-1588 synchronization in hardware. (DNR-CPU-1000-02 and DNR-CPU-1000-03)
SD Card ¹	A slot for inserting a Secure Digital card. SD cards are not supported on DNR-X-1G systems. (SD cards are only supported on UEIPAC, UEISIM, UEIModbus, and UEIOPC- UA deployments, uses EXT3 as filesystem for the system partition and optionally FAT32 for one or more data partitions on the UEIPAC-based stand- alone systems only).
Solid state hard drive ¹	Optional solid state hard drive (only supported on UEIPAC, UEISIM, UEIModbus, and UEIOPC-UA deployments).
LEDs	The operating conditions indicated by the front panel LEDs are described in Figure 2-11 on page 15 through with Figure 2-13 on page 16.
Watchdog Timer With Real-time Clock (Battery Backed)	The DNR-X-1G system includes a watchdog timer with battery backed-up real- time clock.

Tahla 2_2 Comr	nononts in PowerDNE	Coro Modula	(DNR_CPII_1000 Sarias	۱
				,

1. The SD card, SSDs, RAM and flash memory are not user-accessible for PowerDNA applications (hosted deployment). Portions of RAM and flash are available for UEIPAC-based systems (stand-alone deployment). See UEIPAC documentation for more information.

2.1PPS and IEEE-1588 synchronization support is described in the PowerDNx 1PPS Sync Interface Manual.

Not all components are available for control from the CPU. The CPU can program flash memory, set the LEDs, set up the watchdog timer, set the realtime clock and use 256 bytes of backed-up memory in the watchdog timer chip. All functions are available at the firmware level only (described in iom.c/iom.h).



- 2.8 DNR-Buffer Module The DNR-BUFFER Module provides buffering between the CPU and I/O board address/control/clock lines, which functions as described in Figure 2-16. Although the module may not always be required, it is included to provide an extra margin of safety against loss of data.
- 2.9 DNR I/O Boards All standard cube-based PowerDNA I/O boards are also available as rackbased PowerDNR boards. A typical PowerDNR board is functionally identical to its corresponding PowerDNA version. The only difference between them is the physical mounting arrangement. PowerDNR modules are designed for insertion into the DNR-6 or DNR-12 enclosure; PowerDNA modules can be inserted only into a PowerDNA Cube.

Refer to the datasheets and user manuals for detailed electrical specifications, board descriptions, and user instructions for I/O boards. These documents are available on the UEI website at www.ueidaq.com.

2.10 DNR-12-1G Table 2-1 lists the DC power threshold specifications for DNR-12-1G 12-slot DC Power Thresholds

Table 2-1 DC Power Thresholds for DNR-X-1G RACKtangle and HalfRACK systems

	Backplane Power Rail Voltages	Turn-on Voltage, V ¹	Reset Voltage, V	Turn-off Voltage, V ²	Notes
Logic power supply	+3.3V, +2.5V, +1.5V, +1.2V	7.5	7.2 (When Vin is below 7.2V, a voltage reset puts all boards into reset mode.)	7.0	Supplies power to all CPUs and FPGAs. DNR can com- municate with Ethernet when CPU is functional
Analog power supply	+24V	8.5	-	7.8	Analog power supply is used as a regulated source for on-board DC/DCs on most boards
Fan power supply	+12V	8.5	-	8.4	
On-board DC/DCs that use input power	+VIn	7.8-8.8	-	7.5-8.5	Varies with board type.

1. Turn-on, V: The value of Vin at which the corresponding DC/DCs are turned on.

2. Turn-off, V: The value of Vin at which the corresponding DC/DCs are turned off.

NOTE: A DNR-12-1G CPU/NIC core module consumes only 70mW when Vin is below 7V.



Chapter 3 The DNR-6-1G Series HalfRACK System

This chapter provides the following information about the DNR-6-1G Series HalfRACKTM system:

- PowerDNR DNR-6-1G System Overview (Section 3.1)
- DNR-6-1G Specifications (Section 3.2)
- DNR-6-1G Key Features (Section 3.3)
- DNR-6-1G HalfRACK Enclosure (Section 3.4)
- DNR-6 Power, NIC/CPU, and I/O Boards LEDs & Controls (Section 3.5)
- DNR-6-1G DNR-POWER-DC Module (Section 3.6)
- DNR-6-1G DNR-CPU/NIC Module (Section 3.7)
- DNR-6-1G DNR-IO-Modules (Section 3.8)
- DNR-6-1G DC Power Thresholds (Section 3.9)

NOTE: For the list of product versions available for the DNR-6-1G Series HalfRACK systems, refer to Section 1.2 on page 3.

3.1 PowerDNR DNR-6-1G System Overview UEI DNR-6-1G HalfRACK[™] systems are identical to the DNR-12-1G systems except for the size of the enclosure and the number and order of I/O boards that can be accepted. All standard DNA- Cube I/O boards are available in DNR- RACK versions for use in DNR-6-1G systems.



Figure 3-1. Typical DNR-6-1G HalfRACK System



A standard DNR-6-1G rack system consists of the following modules:

- One or more DNR-6 rack mounted enclosure(s)
- DNR-POWER-DC Power Module (one for each enclosure)
- DNR-CPU-1000 or DNR-CPU-1000-XX Module (Freescale MPC8347 or MPC8347E CPU and 1-GB Ethernet 1000 Base-T Network Interface Module — one for each enclosure)
- Optional DNR-IO-FILLER panels (one for each unused I/O slot) Note: These slot covers are optional and not included in the price of the rack.
- DNR-PSU-100 100-Watt, 120/230 VAC to +24 VDC External Power Supply (one for each enclosure) with cable and Molex connector for plug-in to the DNR-POWER-DC Module front panel.

To configure a complete data acquisition system, insert up to 6 DNR I/O boards into each PowerDNR rack enclosure. I/O boards may be specified in any combination of UEI's I/O boards.

All standard PowerDNA accessories are also available for use in a PowerDNR rack-mount system.

NOTE: For detailed descriptions of all I/O boards and accessories available for DNR-X-1G systems, refer to www.ueidaq.com.



UEI stand-alone systems (UEIPAC, UEISIM, UEIModbus, and UEIOPCUA deployments) are also available for use with DNR-6-1G RACK systems:

- UEIPAC 600R Programmable Automation Controller
- UEISIM 600R Simulink / Simulink Coder Target
- UEIModbus 600R Modbus TCP-based Controller
- UEIOPCUA 600R OPC-UA Server, accessed by any OPC-UA client



3.2 DNR-6-1G Specifications

The technical specifications of the DNR-6-1G system are listed below.

Standard Interfaces		
To Host Computer	Two independent 1000Base-T Gigabit Ethernet ports (100/10Base-T compatible)	
Distance from host	100 meters, max	
Config/General	RS-232, 9-pin "D"	
Sync	Custom cable to sync multiple racks	
I/O Slots Available		
DNR-6-1G	6 slots	
Data transfer and com	munications rates	
Ethernet data transfer rate	20 megabytes per second	
Analog data transfer rate	up to 6 megasample per sec (16-bit samples)	
DMAP I/O mode	update 1000 I/O channels (analog and/or digital) in less than 1 millisecond, guaranteed	
Processor		
CPU	Freescale 8347, 400 MHz, 32-bit	
Memory	128 MB (not including on-board Flash)	
Status LEDs	Power supplies within spec, One second system heart-beat, Attention, Read/Write, Power, Com- munications Active	
Environmental		
Temp (operating)	Tested to -40 °C to 70 °C	
Temp (storage)	-40 °C to 85 °C	
Humidity	0 to 95%, non-condensing	
Vibration		
(IEC 60068-2-64)	10–500 Hz, 3 g (rms), Broad-band random	
(IEC 60068-2-6)	10–500 Hz, 3 g, Sinusoidal	
Shock		
(IEC 60068-2-27)	50 g, 3 ms half sine, 18 shocks at 6 orientations; 50 g, 11 ms half sine, 18 shocks at 6 orientations	
MTBF	130,000 hours	
Physical Dimensions		
DNR-6 series	5.25″ x 6.2″ x 10.5″ (3U in a 19″ rack)	
Power Requirements		
Voltage	9 - 36 VDC (AC adaptor included)	
Fuse	Internal 10 A	
Power Dissipation	13 W at 24 VDC (not including I/O boards)	
Power Monitoring		
I/O board power	All internal power supplies monitored to $\pm 1\%$ accuracy. All PS voltages may be read by host. LED annunciators indicate out of range	
Input current	Monitored by host, LED indicates overcurrent	
Input voltage	Monitored by host LED indicates out of range	

Figure 3-2. DNR-6-1G Technical Specifications



3.3 DNR-6-1G Key Features

The following table is a list of the key features of a DNR-6-1G system.

Easy to Configure and Deploy

- Over 30 different I/O boards available
- Over 5 quadrillion possible configurations
- Gigabit Ethernet based (100/10Base-T compatible)
- Bracket kit for mounting to wall or in 19" racks
- Industrial quality rubber feet for solid table-top mounting
- Passive backplane ensures high MTBF and Low MTTR
- Standard "Off-the-shelf" products and delivery

True Real-time Performance

- 1 msec updates guaranteed with 1000 I/O
- Up to 6 million samples per second
- Use QNX, RTX, VxWorks

Flexible Connectivity

- 1000Base-T with Cat-5 cable
- Supports WIFI / GSM / Cell networks

Compact Size:

- 5.25" x 6.2" x 10.5"
- 150 analog inputs per rack
- 192 analog outputs per rack
- 288 digital I/O bits per rack
- 48 counter/quadrature channels per rack
- 72 ARINC-429 channels per rack
- 24 RS-232/422/485 ports per rack

Low Power:

- Less than 13 watts per typical rack (not including I/O)
- AC, 9-36 VDC or battery powered.

Stand-alone Modes

- Upgradeable to UEIPAC 600R
- Upgradeable to UEISIM 600R
- Upgradeable to UEIModbus 600R

Rugged and Industrial:

- Solid Aluminum construction
- 130,000 hour MTBF
- Operation tested from -40°C to +70°C
- Vibration tested to 3 g, (operating)
- Shock tested to 50 g (operating)
- All I/O isolated from rack and host PC.

Outstanding Software Support

- Windows, Linux, RT Linux, Windows RT, RTX VXworks and QNX operating systems
- VB, VB .NET, C, C#, C++
- MATLAB, LabVIEW, OPC, Active X

Figure 3-3. DNR-6-1G HalfRACK Product Features


- 3.4 DNR-6-1G This section describes the DNR-6-1G chassis and provides an overview of common components included in every DNR-6-1G system.
- **3.4.1 DNR-6-1G Enclosure** The enclosure is a rigid mechanical structure with complete EMI shielding. A convenient carrying handle is also provided for portability. Unused slots can be filled with blank filler panels. The DC/DC power module provides output voltages of 24, 3.3, 2.5, 1.5, and 1.2 VDC for the logic/CPU and 8 VDC to power the three cooling fans.



Figure 3-4. Typical HalfRACK DNR-6 Enclosure (Exploded View)

NOTE: Note that the rightmost module (I/O board 6) is 2-slots wide (to accommodate future designs and/or custom boards). Also note, rubber feet are supplied for desktop or tabletop mounting. If rack mounting is desired, UEI recommends using a shelf for mounting in a 19 inch enclosure. Refer to Section 4.7 on page 56 for more information about mounting and field connections.



3.4.2 DNR-6-1G Each DNR-6-1G chassis contains a power board (DNR-POWER-DC) with status indicators and an external ON/OFF switch, and a CPU board with a dedicated GigE CPU and two Network Interface Control (NIC) ports, one for controlling up to 6 I/O boards mounted in the enclosure and another for diagnostics functions. Front-loading slots allow I/O boards to be quickly and easily installed and removed, if needed.

Up to 6 DNR I/O boards can be installed in the chassis; DNR I/O boards are functionally identical to the corresponding Cube-based DNA boards. The only differences between RACK and Cube I/O boards are the mounting hardware. The DNA version I/O boards are designed to stack in a Cube chassis. The DNR version I/O boards are designed to plug into the backplane of a RACK chassis.



Figure 3-5 Typical PowerDNR DNR-6 Board Placement

Table 3-1 Components in PowerDNR DNR-6 Enclosure

ltem	Description	
DNR-POWER-DC	One isolated DC/DC Power Module/Power Monitor with status indicators, a local on/off switch, and 4-pin Molex Power-In connector. (Refer to "DNR-POWER-DC Module" on page 17 for more information)	
DNR-CPU-1000, DNR-CPU-1000-02, DNR-CPU-1000-03	One dual-slot CPU/NIC module with status indicators, two Ethernet connectors (Main and Diagnostic Ports), sync connector, reset pushbutton, SD card slot, USB controller/slave ports (future use), and a DB-9 connector for a serial port (Refer to "DNR-CPU/NIC Module" on page 21 for a detailed description)	
PowerDNR I/O Boards	Up to 6 front pull-out I/O boards (DNR boards are functionally identical to PowerDNA Cube I/O boards but designed for installation in a DNR rack enclosure). (Refer to Section 3.8 for more information)	
DNR-BP-6	One backplane with two temperature sensors (see Figure 3-4 for diagram)	
DNR-IO-FILLER	Blank filler panels for all unused slots (optional / not included in price of rack)	
Fans	Three 8-volt cooling fans mounted on the rear of the enclosure (see Figure 3-4 and Section 3.4.3 for air flow diagram)	

All UEI PowerDNA modules are available in both PowerDNA and Power DNR package designs.



Physical A feature of the DNR-6-1G design is that the address of a module is determined 3.4.2.1 Addressing of by the position of the module within the enclosure, numbered from left to right. A typical module address is: **DNR-6-1G** Components

0xA00nxxxx

where A00 is the BASE address

n is the module position number starting from 0 at the left **xxxx** is the address of the module

With this addressing method, the address of a given I/O board (module) automatically changes if you move it from one position to another within the enclosure.

The slots or module positions for the DNR-6-1G are numbered as follows (left to right:

Physical Position	Position Number	Module Description
1	0xC	POWER-DC
2	0xD	POWER-1GB
	0xE	CPU/NIC
3	0x0	Module1
4	0x1	Module2
5	0x2	Module3
6	0x3	Module4
7	0x4	Module5
8	0x5	Module6



3.4.3 DNR-6-1G Cooling Air Flow

As shown in **Figure 3-6** below, cooling air is drawn into the rear of the enclosure via three fans, routed forward over the electronic circuit boards, up to the top of the enclosure, and then out the top rear of the enclosure. The system is designed to maintain positive pressure cooling within the enclosure at all times.



Figure 3-6. DNR-6 Air Flow

Two sensors mounted on the backplane monitor internal temperatures continuously, turning fans on if the internal temperature exceeds 45°C, off if it falls below 45°C, and shutting down power if a high limit is exceeded.



3.5 DNR-6 Power, DNR-6-1G LED indicators are illustrated in **Figure 3-7**.

NIC/CPU, and I/O Boards LEDs & Controls Note that modules used in both DNR-6 and DNR-12 systems are identical, except that the DNR-6 enclosure only accepts six I/O boards. The power, CPU, and I/O board LEDs are individually described in "DNR-12 Power, NIC/CPU, and I/O Boards LEDs & Controls" on page 14.



Figure 3-7. DNR-6-1G System Front Panel Arrangement

- **3.6 DNR-6-1G** Refer to "DNR-POWER-DC Module" on page 17 in Chapter 2 for a detailed description of the DNR-POWER-DC Module. This unit is used in both the DNR-DNR-DC Module and the DNR-12 systems.
- 3.7 DNR-6-1G DNR-CPU/NIC Module
 The DNR-CPU/NIC Module (DNR-CPU-1000, DNR-CPU-1000-02, or DNR-CPU-1000-03, depending on the product version) contains a PowerPC 8347 or 8347E CPU and associated Network Interface Control (NIC) logic that controls all Ethernet communication functions. The DNR-CPU/NIC includes a dual 1-GB Ethernet module. This unit is used in both the DNR-6 and the DNR-12 systems.

Refer to "DNR-CPU/NIC Module" on page 21 in Chapter 2 for a detailed description of the DNR-CPU-1000/-XX Module.

3.8 DNR-6-1G DNR-IO-Modules All standard cube-based PowerDNA I/O boards are also available as rackbased PowerDNR boards. A typical PowerDNR board is functionally identical to its corresponding PowerDNA version. The only difference between them is the physical mounting arrangement. PowerDNR modules are designed for insertion into the DNR-6 or DNR-12 enclosure; PowerDNA modules can be inserted only into a PowerDNA Cube.

Refer to the datasheets and user manuals for detailed electrical specifications, board descriptions, and user instructions for I/O boards. These documents are available on the UEI website at www.ueidaq.com.



3.9 DNR-6-1G DC Table 5-1 lists the DC power threshold specifications for DNR-6-1G HalfRACK Power systems. Thresholds

	Backplane Power Rail Voltages	Turn-on Voltage V ¹	Reset	Turn-off Voltage V ²	Notes
Logic power supply	+3.3V, +2.5V, +1.5V, +1.2V	7.5	7.2 (When Vin is below 7.2V, a voltage reset puts all boards into reset mode.)	7.0	Supplies power to all CPUs and FPGAs. DNR can com- municate with Ethernet when CPU is functional
Analog power supply	+24V	8.5	-	7.8	Analog power supply is used as a regulated source for on-board DC/DCs on most boards
Fan power supply	+12V	8.5	-	8.4	
On-board DC/DCs that use input power	+VIn	7.8-8.8	-	7.5-8.5	Varies with board type

Table 5-1 DC Power Thresholds for DNR-6-1G HalfRACK Systems

1. Turn-on, V: The value of Vin at which the corresponding DC/DCs are turned on.

2. Turn-off, V: The value of Vin at which the corresponding DC/DCs are turned off.

A DNR-6-1G CPU/NIC core module consumes only 70mW when Vin is below 7V.



Chapter 4 Installation and Configuration

The following installation and configuration topics are included in this chapter:

- Initial Installation Guide (Section 4.1)
- Initial Boot-up (Section 4.2)
- IP Address Overview & Update Procedures (Section 4.3)
- Network Configuration (Section 4.4)
- Troubleshooting (Section 4.5)
- Updating Firmware (Section 4.6)
- Mounting and Field Connections (Section 4.7)
- Wiring I/O Boards (Section 4.8)
- Repairing (and Upgrading) a DNR System (Section 4.9)
- Configuring a NIC Port for Diagnostic Mode (Section 4.10)
- Disabling Writes to Flash/EEPROM (NVRAM) (Section 4.11)
- **NOTE:** Throughout this chapter, several images show just DNR-6 or DNR-12 systems. Unless otherwise noted, each representation applies to both systems.

4.1 Initial This sectio Installation hardware a Guide • Ve

This section describes the procedure recommended for performing an initial hardware and software setup when you first receive a DNR-X-1G system:

- Verify shipment contents, Section 4.1.1
- Install software, Section 4.1.2
- Verify communication over serial port (optionally) / initial boot up, Section 4.2
- Configure IP addresses (if needed), Section 4.3
- Connect your DNR-X-1G system to your host PC or network switch, Section 4.4 and Section 4.7 (optionally)



4.1.1 Inspect Inspect the contents of the shipping package. With a standard DNR-X-1G system, you should find:

- A DNR-12 or DNR-6 enclosure, preinstalled with a NIC/CPU (DNR-CPU-1000/-XX) module, DNR-POWER-DC module, blank filler panels (if specified), plus your selection of I/O boards. A DNR-12 system also includes a DNR-BUFFER module (not used with a DNR-6).
- A DNA-PSU-180 180-watt (for DNR-12-1G product versions) or a DNA-PSU-100 100-watt (for DNR-6-1G) universal powerline brick¹ that plugs into an AC outlet and provides 24V DC output. The supply comes with a power cord for the mains and an adapter cable ending in a Molex connector for plugging into the DNR-POWER-DC Module.
- DB-9 serial cable for initial hardware configuration and firmware downloading.
- Cat5e Ethernet cable (7 foot).
- CD-ROM with support software.

4.1.2 Install This section describes how to load the PowerDNA software suite onto a Windows- or Linux-based computer (i.e. host PC) and run some initial tests. The latest PowerDNA or DNR-X-1G support software is online at www.ueidaq.com/download; a copy is also on the PowerDNA Software Suite CD.

A. Software Install: Windows

The PowerDNA CD provides one installer that combines the UEI low-level driver and UEIDAQ Framework.



Be sure to install third-party applications (such as LabVIEW, MATLAB, or Visual Studio) *before* installing the PowerDNA Software Suite. The installer automatically searches for third-party IDE and testing suites, and adds them as tools to the suites found.

To install the PowerDNA Software Suite, do the following:

STEP 1: Open the PowerDNA Software Suite installer as an administrator.

You can run the installer from the provided PowerDNA Software Suite CD or from a downloaded installation from our website.

 To run the installer from the PowerDNA Software Suite CD, insert the CD into your CD-ROM drive. Windows should automatically start the PowerDNA Setup program.

An installer with the UEI logo will open, and then the PowerDNA Welcome screen should appear.

If this does not happen, run setup.exe from the CD drive:

Start >> Run >> d:\setup.exe >> OK

• To run from a recently downloaded executable from www.ueidaq.com, right-click the filename, and run as administrator.



October 2018

^{1.} A larger power supply is required for some configurations. Refer to UEI.

STEP 2: Follow the prompts, and then choose a PowerDNA Software Suite Setup Type.

Unless you are an expert user and have specific requirements, select *Typical Installation* and accept the default configuration.

The Software Suite installer automatically installs any required tools and plugins.

If 32-bit Java VM is not detected on the system, Java JRE 1.6.5 for Windows XP will automatically be installed for PowerDNA Explorer. As an alternative, use the *Custom* option to display and ensure that all of the necessary packages are installed.

- Companion Documentation: Quick Start Guide, Configuration and Core Module, I/O Board Manuals, API Programming Guide
- SDK: includes/lib for C/Java, examples, and JRE; (The SDK is not the UeiDaq Framework)
- PowerDNA Apps: PowerDNA Explorer, MTTTY
- PowerDNA Components (incl. DLL files)
- PowerDNA Firmware
- **STEP 3:** Click **Next** to continue through the dialogs.
- **STEP 4:** Click **Finish** to complete the installation.

The Software Suite installs tools needed in later steps, such as MTTTY, PowerDNA Explorer, and the low-level driver.

UEIDAQ Framework is also included in the installation and provides the structure for developing applications under C/C++, C#, VB.NET, ActiveX, MATLAB, LabVIEW, LabWindows/CVI, OPC, and other programming languages.

- **STEP 5:** Restart the computer.
 - **NOTE:** Because the installation process modifies your Windows registry, you should always install or uninstall the software using the appropriate utilities. Never remove PowerDNA software from your PC directly by deleting individual files; always use the Windows Control Panel Add/Remove Programs utility.

B. Software Install: Linux

The PowerDNA_*.tgz file in the CD\Linux folder contains the software package for Linux. To extract the file to a local directory:

tar -xjvf /path/to/powerdna*.tgz

Follow the instructions in the readme.txt file provided in the tar file.



- **4.2 Initial Boot-up** Perform an initial boot in preparation for configuring the network using the following procedure:
 - **STEP 1:** Familiarize yourself with your DNR system front-panel layout. Note that all connections are made on the front of the unit; no rear access is required in a rack-mounted configuration.
 - **STEP 2:** Optionally, set up communication over the serial port by attaching the serial cable between the host PC and to the RS-232 port on the front panel of the DNR-X-1G:
 - a. Run a serial terminal-emulation program (e.g., MTTTY) on the PC. Any terminal-emulation program, except HyperTerminal, may be used (MTTTY, Minicom, TeraTerm, PuTTY, etc.).
 - b. Verify that COM parameters are set at: 57600 baud, 8 bits, no parity, 1 stop bit.
 - c. Click **Connect** in MTTTY, or use the commands on one of the other terminal-emulation programs to establish communication with the DNR-X-1G system.
 - STEP 3: Connect power to the system (9-36V DC) by plugging the Molex-type power connector from the power supply into the mating connector at the front of the DNR-X-1G chassis.
 The power source may be the bundled DNA-PSU-180 180-watt (for DNR-12-1G) or DNR-PSU-100 100-watt (for DNR-6-1G) powerbrick or a user-supplied source. Note that the powerbrick plugs into a 100 240V, 47- 63 Hz outlet and outputs up to 4.17A at 24 VDC.
 - **STEP 4:** Turn on the ON/OFF power switch at the front of the DNR-X-1G chassis.
 - **NOTE:** As soon as the system powers up, it runs through a self-diagnostic mode and generates output on the terminal program. A typical readout is shown in **Figure 4-1** on the next page.



tty Multi-threaded TTY	. 🗆 💥
File TTY Transfer Help	
Port Baud Parity Data Bits Stop Bits Local B COM4 57600 None 8 1 Image: CR => 0 Font Comm Events Flow Control Timeouts Disconnect Autowr	cho ∏ No ∕Errors ∏ No CR/LF ∏ No
Bullt ON 13:03:16 Aug 23 2017 RAM size:128MB Flash size:32MB Initialize uC/OS-II (Real-Time Kernel v.280) OS CM-4 PPC8347 detected 6 devices detected Address Irq Model Option Phy/Virt S/N Pri DevN	
0xA0000000 2 207 1 phys 0165992 10 0 0xA0010000 2 650 1 phys 0154839 20 1 0xA0020000 0 364 1 phys 0170276 30 2 0xA0030000 2 217 1 phys 0153841 40 3 0xA0020000 2 20 1 phys 0162268 50 4 0xA00D0000 3 40 1 phys 0162861 60 5 0xA00E0000 3 5 1 cpu 0162789 0 14	
DQ> Two independent NICs 1Gb FD No link on phy=3 DQ> Image: Modern Status CTS Image: CTS Hold TX Char DSR Hold XOFF Sent TX Chars: 0	T:Status messa

Figure 4-1. Typical MTTTY Screen after DNR-X-1G Boot-up

The boot process displays the model, serial number, and slot positions of boards in the rack enclosure.

You can also type show <CR> at the DQ> prompt to display information about the system configuration, as shown in **Figure 4-2**.



```
DQ>show

name: "IOM-37710"

model: 0x3012

serial: 0037710

fwct: 1.2.0.0

mac: 00:0C:94:00:93:4E

srv: 192.168.100.2

ip: 192.168.100.10

gateway: 192.168.100.1

netmask: 255.255.255.0

mac2: 00:0C:94:F0:93:4E

srv2: 192.168.100.102

ip2: 192.168.100.102

ip2: 192.168.100.110

gateway2: 192.168.100.1

netmask2: 255.255.255.0

udp: 6334

license: ""

Manufactured 1/31/2008

Calibrated 1/31/2008
```

DQ>

Figure 4-2. System Configuration Using show Command

All parameters can be changed, including the IP address, gateway, and subnet mask (netmask) configured for the system. The next section provides instructions for changing the IP address. Refer to Chapter 6 for more information about changing the IP address and other parameters via the serial port.

- 4.3 **IP Address** The DNR-X-1G ships with preconfigured factory default IP addresses for NIC1 and NIC2 in nonvolatile memory (usually 192.168.100.2 for NIC1 and **Overview &** 192.168.100.102 for NIC2). These are static IP addresses; the system never Update retrieves its IP address from a DHCP server. Procedures This section describes when and how to change the default IP addresses. 4.3.1 When Should You should change your IP address if you have multiple UEI chassis in your application or if your application has network addressing guidelines you must You Change conform to. the IP Address? Before connecting your DNR-X-1G to a general-purpose (company domain) network, consider the following: High sampling rate measurements consume a lot of the available bandwidth.
 - Some samples may be significantly delayed or entirely dropped (lost) due to network congestion, collisions or a slow switch.
 - Whether a system will be accessed by multiple parties on a LAN.
 - Whether multiple Cubes/RACKs/systems will operate (and interact) on the same network.

Alternatively, if you plan to use the system for high-speed measurements where high reliability is necessary – a direct connection between the host PC and the DNR-X-1G NIC¹ is recommended.

Refer to "Network Configuration" on page 44 for more information.



^{1.} NIC - Network Interface Controller; a commercially available Ethernet (i.e. IEEE 802.3-2005) adapter.

- 4.3.2 How to Change the Primary IP Address (NIC1)
 4.3.2 How to Change the Primary IP Address
 4.3.2 You can use PowerDNA Explorer (a UEI-developed GUI application) or a serial terminal program to change the IP address.
 4.3.2 The first step in changing the IP address is to consult your system or network administrator to obtain unused IP addresses.
 4.3.2 You can change the IP address from the default using either of the following
 - IC1) You can change the IP address from the default using either of the following procedures:
 - Section 4.3.2.1 (via PowerDNA, recommended)
 - Section 4.3.2.2. (via the serial port)

4.3.2.1 Update IP PowerDNA Explorer provides an interface for communicating with your Address via DNR-X-1G system over an Ethernet connection. PowerDNA To use PowerDNA Explorer, you must first establish communication between your host PC and chassis. Refer to "Getting Started with PowerDNA Explorer"

Explorer your host PC and chassis. Refer to "Getting Started with PowerDNA Explorer" on page 69 for additional information about how to open, set up and use PowerDNA Explorer, if needed.

To update your IP address, do the following in the PowerDNA Explorer window:

- **STEP 1:** Click **Scan Network** to explore your system (refer to **Figure 4-3** for button location).
- **STEP 2:** Click the DNR-X-1G system that you want to update, (e.g., IOM-12345. DNR-X-1G systems are listed in the left panel).
- STEP 3: Enter the new IP address in the IP 1 field.
- **STEP 4:** Press <Return> on your keyboard.
- **STEP 5:** Click **Store Configuration** to save your change and reset the DNR-X-1G.



Figure 4-3. Using PowerDNA Explorer to Change IP Address

Storing the configuration downloads the new IP address into the system's nonvolatile memory. You might also need to change the gateway and network mask to match settings on your LAN. These can be changed via the serial port: refer to Section 6.4 on page 93 for more information.



 4.3.2.2 Update IP Address via Serial Port
 To update the IP address on your DNR-X-1G over the serial port, you must first establish serial communication between your host PC and chassis.
 To set up communication over the serial port, do the following:

- a. Attach a serial cable between the host PC and the RS-232 port on the front panel of the DNR-X-1G.
- b. Run a serial terminal-emulation program (e.g., MTTTY) on the PC. Any terminal-emulation program, except HyperTerminal, may be used (MTTTY, Minicom, TeraTerm, PuTTY, etc.).
- c. Verify that COM parameters are set at 57600 baud, 8 bits, no parity, 1 stop bit.
- d. Click **Connect** in MTTTY, or use the commands on one of the other terminal-emulation programs to establish communication with the DNR-X-1G system.
- **NOTE:** Once a connection is made, you will see a DQ> prompt when you press <Enter>.

To update the IP address on your DNR-X-1G, enter the following commands in the serial terminal window:

DQ> set ip 192.168.200.65 Enter user password > powerdna DQ> store DQ> reset

In the above example, "192.168.200.65" is the new IP address, the default password is "powerdna", and reset reboots the system, which is required for the new IP address to take effect.

To verify, you can type show to display the new IP address. Refer to Section 6.4 for more descriptions of commands you can issue via the serial application, including descriptions of the set and store commands.

Once your IP address is configured, you can connect the DNR-X-1G NIC to your host PC or to a switch for communication via a network connection.

4.3.3 How to To change the IP address of the secondary port (NIC2), you use a serial terminal program as with the primary port, but instead use the command:

set ip2 aaa.bbb.ccc.ddd

where aaa.bbb.ccc.ddd is the new IP address for the secondary port.

Then proceed the same as with the primary port. NIC2 IP addresses cannot be changed using PowerDNA Explorer.



Secondary

IP Address

(NIC2)

(Diagnostic)

4.4 Network Configuration If you do not need to connect to a company LAN and have only a single DNR-X-1G in your system, you can connect it directly to your host as shown in Figure 4-4 below.



Figure 4-4. Single DNR-X-1G Direct-Connected to Host without LAN Switch

If connecting to a network, to improve DNR-X-1G network performance, we recommend that instead of connecting to a company-wide network, you use separate commercially available network interface controller (NIC) cards and, where possible, set up a single dedicated mini-network for DNR-X-1G systems for both operation and diagnostics, as shown in as shown in **Figure 4-5** below.



Figure 4-5. Single Network for Operation and Diagnostics Using DNR Racks and LAN Switch

As an alternative, you can configure two separate networks, one for operation and one for diagnostic purposes, as shown in **Figure 4-6**.



Figure 4-6 shows a two-rack dual network system with two LAN switches that performs both data acquisition and diagnostic functions.





- 4.4.1 Example of Configuring Network Settings
 This section provides an example of configuring a separate network for diagnostics. In this example, we assume that your office uses a Class C network (the class intended for small networks with fewer than 256 devices) and your host is configured with a static IP or via DHCP (Dynamic Host Configuration Protocol).
 - **STEP 1:** Obtain your networking configuration:
 - On Windows systems, open the command prompt and type ipconfig to display the configuration: Start >> Programs >> (Accessories >>) Command Prompt

Default Gateway : 192.168.1.1

• On Linux systems, use "ifconfig" instead.

In the above example, the subnet mask of 255.255.255.0 on NIC1 uses the subnet range 192.168.1.0 through 192.168.1.255. Refer to the IP Addressing Side Note on the next page for more information about subnets.



IP Addressing Side Note:

The range of usable addresses is defined by the IP address and subnet mask.

- An IP address is a number that lies within the range of 0.0.0.0 and 255.255.255.255. In the ipconfig example shown in step 1, the IP address is 192.168.1.10.
- The subnet mask indicates where an address range starts and stops. For example, a subnet mask 255.255.255.240 has 15 usable addresses (255.255.255.255.255.255.255.240). In the ipconfig example shown in step 1, the subnet is 255.255.255.0, or 255 addresses.

The subnet limits from anything.anything.oup to the max.

- The usable range for 192.168.1.10/255.255.255.0 is 192.168.1.1 to 192.168.1.254 (192.168.1.0 and 192.168.1.255 are reserved for Router and Broadcast messages).
- The usable range for 192.168.100.2/255.255.255.0 is 192.168.100.1 to 192.168.100.254

Not every IP address from 0.0.0.0 to 255.255.255.255 is usable; however, these three ranges of IP addresses are guaranteed open for private use:

- 10.0.0.0 10.255.255.255
- 172.16.0.0 172.31.255.255
- 192.168.0.0 192.168.255.255
 - STEP 2: Install a secondary NIC card, if needed.
 - STEP 3: Set up a secondary network that does not overlap the existing one:

In our example, the address space 192.168.1.0-192.168.1.255 is used by NIC1. The IP address block 192.168.100.1 to 192.168.100.255 is available and is in the private range.

We will choose 192.168.100.1-192.168.100.255 for the PC's secondary NIC and setup the port as follows:

IPv4 Address: 192.168.100.3 Subnet mask: 255.255.255.0 Default Gateway:192.168.100.3

a. On your host PC, open the Network and Internet settings in the control panel:

Start >> Programs >> Control Panel >>Network and Internet >> View network status and tasks

- b. Click *Change adapter settings* in the left-sidebar, and then right-click the adapter to bring up the Properties window.
- c. Open the TCP/IPv4 properties of the adapter and edit to the network settings noted above.
- **NOTE:** Refer to the Appendix A for step-by-step instructions and screenshots on how to set up TCP/IPv4 properties.



d. Open the Command Prompt:

Start >> Programs >> (Accessories >>) Command Prompt

e. Type ipconfig at the Command Prompt to confirm the network configuration on the host PC:

```
C:\> ipconfig
```

<unused adapter settings are not shown in this example>

Ethernet adapter Local Area Connection: Connection-specific DNS Suffix . : Ethernet adapter Local Area Connection 2: Connection-specific DNS Suffix . : Default Gateway 192.168.100.3 STEP 4: Use a serial terminal application (e.g. MTTTY) on the host to configure the DNR-X-1G system to use the same subnet as the host PC: Rack NIC2 IP: 192.168.100.2 Rack NIC2 Gateway:192.168.100.3 Rack NIC2 Netmask: 255.255.255.0 Attach a serial cable between the host PC and the RS-232 port on the a. front panel of the DNR-X-1G. b. Run a serial terminal-emulation program (e.g., MTTTY) on the PC. Any terminal-emulation program, except HyperTerminal, may be used (MTTTY, Minicom, TeraTerm, PuTTY, etc.). c. Verify that COM parameters are set at 57600 baud, 8 bits, no parity, 1 stop bit. d. Click Connect in MTTTY, or use the commands on one of the other terminal-emulation programs to establish communication with the DNR-X-1G system. e. Enter the following commands when you see the DQ command prompt: DQ> set ip2 192.168.100.2 DQ> set gateway2 192.168.100.3 DO> set netmask2 255.255.255.0 DQ> store DO> reset NOTE: The DNR-X-1G rack in th is example is changed to 192.168.100.2 in

 step 4 above (in the same subnet as your host PC's NIC2 at 192.168.100.3 which was set up in step 3).
 Note that this example assumes NIC1 is already set on your DNR-X-1G system.



- **STEP 5:** Connect the DNR-X-1G to your PC's second NIC using a CAT5 cable. The green LEDs on the DNR-X-1G NIC2 should light up.
- **STEP 6:** Ping the DNR-X-1G system from the command prompt on the host PC to make sure that it is alive (the following shows a successful response):

```
C:\> ping -n 1 192.168.100.2
Pinging 192.168.100.2 with 32 bytes of data:
```

```
Reply from 192.168.100.2: bytes=32 time<1ms TTL=128
Ping statistics for 192.168.100.2:
Packets: Sent = 1, Received = 1, Lost = 0 (0% loss),</pre>
```

NOTE: A "Request Timed Out" message indicates an error.

STEP 7: The system should now be configured as shown in Figure 4-7.



Figure 4-7. Typical Configuration for a Single DNR-X-1G with a LAN Switch

STEP 8: You may now use PowerDNA Explorer to view system network settings and communicate with your system.

(Refer to Chapter 5 for more information about PowerDNA Explorer, if needed.)



- **Trouble-** Use following checklist as a starting point when troubleshooting a system. **Shooting** $\nabla I = V + V = D + D = 0$
 - Verify the PG (Power Good) LED is ON:
 The 9-36 V DC power supply is plugged into the DNR-POWER-DC Power
 Module panel. (Refer to Figure 2-12 on page 15 for LED locations)
 - Verify the green lights on NIC ports are blinking: The CAT5e cables are connected.
 - Check communication over the Ethernet connection:
 Use the command prompt to ping <system IP>.
 (For example: ping 192.168.100.2)
 If ping doesn't respond, check the following
 - Disable the firewall (temporarily) on the NIC.
 - Check the NIC's network settings.
 - Check the system's network settings.
 - \blacksquare Check communication over the serial connection:
 - Connect a serial cable between your host PC and your DNR-X-1G chassis, open a serial communication program (e.g., MTTTY), and click **Connect**:
 - Press [Enter] in the serial terminal window to display the DQ> prompt. (No prompt indicates that you are not connected).
 - If you cannot connect over the serial port, check the following:
 - Verify the settings: 57600 baud, no parity, 8 data bits, 1 stop bit.
 - Check the device manager on your PC to see which com port you are using. Enter that com port in your serial communications program, (e.g., COM1, COM2, COM3), click Connect and press <Enter>.
 - If you are able to connect over the serial port, check the following:
 - Type "show" the serial terminal window to verify the IP, Subnet Mask, and Gateway.
 - Note "show" results, and verify computers are on a valid subnet and have valid IPs.
 - Reboot the DNR-X-1G system. The start-up screen should display upon restart.
 - If you have questions, contact UEI support at *support*@ueidaq.com.



4.5

4.6 Updating This section provide Firmware DNR-X-1G RACKta

This section provides the following information updating the firmware for DNR-X-1G RACKtangle/HalfRACK (i.e., RACK) systems:

- Determining Currently Installed Firmware Version (Section 4.6.1)
- Updating Firmware via PowerDNA Explorer (Section 4.6.2)
- Updating Firmware via Serial Interface (Section 4.6.3)

The CPU/NIC module in a DNR-X-1G stores the system firmware.

Updated firmware is periodically released to introduce new features and to improve the performance of existing features. Updated firmware releases are bundled with the full PowerDNA Software Suite, available for download at any time from the UEI web site (www.ueidaq.com).

To locate the latest UEI firmware after installing the PowerDNA Software Suite, browse to the installation's Firmware directory, (e.g. *C:\Program Files (x86)\UEI\PowerDNA\Firmware*).

The directory contains the following:

- an MTTTY executable (serial terminal application)
- two sub-directories containing the firmware

Locate the firmware in the GigE system directory: this is the **Firmware_PPC_1G** subdirectory and the rom image file with extension MOT.



- 4.6.1 Determining Currently Installed Firmware Version
 Before updating the firmware of a system, check the version to determine which update method to use.
 PowerDNA Explorer, a GUI-based troubleshooting application provided with the installation, can be used to check the firmware version:
 - **STEP 1:** Connect power to the DNR-X-1G system (RACK):
 - Plug the 24 VDC power supply into the wall power outlet with the cable provided, and connect the 24 VDC 4-pin cable into power connector of the RACK.
 - **STEP 2:** Connect an Ethernet cable between the NIC 1 port on the RACK and the host PC or network (e.g., host PC Ethernet port, switch).
 - **STEP 3:** Start PowerDNA Explorer:
 - From the Windows desktop menu, navigate to Start >> Programs >> UEI >> PowerDNA >> PowerDNA Explorer
 - On Linux systems, access PowerDNA Explorer under the UEI installation directory (<PowerDNA-x.y.z>/explorer) by typing java -jar PowerDNAExplorer.jar
 - **STEP 4:** In the PowerDNA Explorer window, click *Network >> Scan Network*.
 - **STEP 5:** Select the RACK icon you wish to query (by clicking the icon).

Note the version that is given in the FW Ver field (Figure 4-8).

ReverDNA Explorer			
<u>File Edit Network View Help</u>			
Host PC Name: IOM-12345			
Model: 3006 (DNR-6-1G, Gigabit Ethernet)			
U-Boot Ver: 1.1.3 (PowerDNA 8347 3.2.4) (Mar 24 2014 - 12:31:23) MPC83XX-8347A			
FW Ver: 4.11.0.18 🔺			
S/N: 0162789			
MAC: 00:0C:94:02:7B:E5			
IP 2: 192.168.100.102			
IP 1: 192.168.100.2 ♦+>			

Figure 4-8. Displaying the Version of Your Firmware

If the **FW Ver** has a yellow triangle with an exclamation point next to it (see figure above), you have a mismatch between the firmware installed on your RACK system and the software version on your host PC. If you see this warning, UEI highly recommends that you update your firmware to match your software (or software to match your firmware). Firmware version mismatches can result in unexpected operation.

If the **FW Ver** shows a version of 2.x.x.x, 3.x.x.x, or 4.x.x.x, follow the firmware update instructions on the following pages.

For other versions of firmware, (i.e. 1.x.x.x), refer to the user manual on the CD that accompanied your device when you purchased it.



4.6.2 Updating Firmware via PowerDNA Explorer Before using a new release of UEI libraries and applications to communicate with your system, you should install the latest version of the firmware onto the CPU core module in your RACK. Mismatched versions can cause operational errors.

Instructions for updating the CPU core via PowerDNA Explorer (over Ethernet LAN line) are described below, and instructions for updating the CPU core via a serial interface (using MTTTY) are provided in the following subsection.



CAUTION!

If you update the firmware on the RACK CPU board, be sure to use the PDNA Explorer from the same release version as the new firmware.

To upload firmware with PowerDNA Explorer over LAN, do the following:

- STEP 1: Connect power to the DNR-X-1G RACK:
 - Plug the 24 VDC power supply into the wall power outlet with the cable provided, and connect the 24 VDC 4-pin cable into Power connector of the DNR-X-1G.
- **STEP 2:** Connect an Ethernet cable between the NIC 1 port on the DNR-X-1G RACK and the host PC or network (e.g., host PC Ethernet port, switch).
- STEP 3: Start PowerDNA Explorer:
 - From the Windows desktop menu, navigate to Start >> Programs >> UEI >> PowerDNA >> PowerDNA Explorer
 - On Linux systems, access PowerDNA Explorer under the UEI installation directory (<PowerDNA-x.y.z>/explorer) by typing java -jar PowerDNAExplorer.jar
- **STEP 4:** From the PowerDNA Explorer window, click *Network* >> *Scan Network*.
- **STEP 5:** Select the icon of the DNR-X-1G RACK system to be updated.
- **STEP 6:** Click *Network* >>*Update Firmware...*from the menu.



Figure 4-9. Update Firmware Menu Item

STEP 7: Click "Yes" when you see the prompt:

"Are you sure you want to update firmware ... "

STEP 8: Verify you are in the Firmware_PPC_1G directory, and double-click the rom8347_X.X.Mot (where X.X.X. is the version) file.



STEP 9: If asked, enter the password to continue. UEI cube and RACK systems come with the default password set to powerdna.

Authenticate IOM_00000	×
Enter <u>user</u> password to unlock IO modul IOM_00000	e
powerdna	
OK Cancel	

Figure 4-10. Password Dialog Box

STEP 10: Wait for the progress dialog to complete. The system will then be updated and running the new firmware.

Firmware Upda	te Progress	×
Writing flash	of IOM_00000	
	Cancel	

Figure 4-11. Firmware Update Progress Dialog Box

Each system is updated in three steps. First, the firmware is transferred to the system. Second, the firmware is written to the flash memory. During this step, the R/W light on the front of the chassis is lit, in addition to the PG light. Third, the system is reset. During this step, the ATT, COM, and PG lights are lit, and the R/W light will turn on and off periodically. When the system is finished resetting, only the PG light is lit.



- 4.6.3 Updating Firmware via Serial Interface The following section provides the procedure for uploading firmware over the DNR-X-1G RACK serial port using a serial terminal client. In this procedure, we use MTTTY as the serial terminal client; however, any serial terminal application can be used to upload the ROM image.
 - **STEP 1:** Connect power to the DNR-X-1G RACK:
 - Plug the 24 VDC power supply into the wall power outlet with the cable provided, and connect the 24 VDC 4-pin cable into Power connector of the RACK.
 - **STEP 2:** Attach the serial cable to the host PC and to the RS-232 port on the front panel of the RACK serial port.
 - a. Run a serial terminal-emulation program (e.g., MTTTY) on the PC.
 - b. Verify that COM parameters are set at: 57600 baud, 8 bits, no parity, 1 stop bit.
 - c. Click **Connect** in MTTTY, or use the commands on one of the other terminal-emulation programs to establish communication with the DNR-X-1G RACK system.
 - **STEP 3:** Use the hardware Reset switch on the front of the RACK chassis to reset the CPU Module, or type reset at the DQ> prompt in the serial window.
 - STEP 4: While the system is starting up again, press <Enter> on your keyboard to go into u_boot. The DQ> prompt in the serial terminal window will change to the => prompt when in u_boot.
 - **STEP 5:** Type the commands shown below to erase firmware storage area in the Flash memory and load the new firmware (refer to Figure 4-12):
 - => erase FF800000 FF9FFFFF => loads
 - NOTE: The loads command stores firmware into flash memory while downloading it.



tty Multi-threaded TTY			
File TTY Transfer Help			
Port Send File (Text) F5 Bits Stop Bits Local Echo No Reading COM4 Log to file (Text) Log to file (Text) Image: Comparison of the f			
32 MB Send Repeatedly			
In: Abort Repeated Sending Alt+F5			
Out: serial			
Err: serial			
Net: Freescale ISECO:- PHY 13 Realter RIL8212 (ICC912)			
W:9140 rg:0 Gig-F controller found			
W:1140 rg:0 EthController Freescale TSECO			
Hit any key to stop autoboot: 0 => erase FF800000 FF9FFFFF			
<pre>erased ff800000 .erased ff820000 .erased ff840000 .erased ff860000 .erased ff880 000 .erased ff8a0000 .erased ff8c0000 .erased ff8e0000 .erased ff900000 .erased ff920000 .erased ff940000 .erased ff960000 .erased ff980000 .erased ff9a0000 .er ased ff9c0000 .erased ff9e0000 . done Erased 16 sectors => loads</pre>			
<pre>## Ready for S-Record download offs=0x0</pre>			
Modem Status Comm Status CTS ♥ DSR ■ RING ♥ RLSD (CD) CTS Hold ■ XOFF Hold ■ TX Char DSR Hold ■ XOFF Sent TX Chars: 0 RLSD Hold ■ EOF Sent RX Chars: 0			

Figure 4-12. Firmware Update via Serial Port

- **STEP 6:** Do the following to transfer the Motorola firmware image file (refer to Figure 4-12):
 - a. In the MTTTY menu bar, select Transfer » Send File.
 - b. Navigate to your UEI installation, and select the image file:
- \Program Files (x86)\UEI\PowerDNA\Firmware\Firmware PPC 1G\rom8347 4 x y.mot

NOTE: A progress bar will appear in the lower left corner of MTTTY, indicating progress.

- **STEP 7:** Wait for the upload to complete (it may take a few minutes).
- **STEP 8:** After the process finishes, type go FF800100 in the MTTTY terminal window. The CPU module will then be updated and running the new firmware.



4.7	Mounting and Field Connections NOT NOT (tab For the s For how rack	DNR-12-1G : The DNR-12-1G mounting options include mounting on a flat horizontal surface such as a tabletop or floor, a flat vertical surface such as a wall, or in a standard 19-inch rack.
		 For horizontal surface mounting, use the rubber feet supplied with the standard enclosure or bolt the case directly to the surface.
		 For mounting on a vertical wall surface, attach flanges to both ends of the enclosure with the flanges aligned flush with the rear of the enclosure; then fasten the flanges to the surface with screws or bolts.
		• For mounting in a standard 19-inch rack, attach flanges to both ends of the enclosure with the flanges aligned flush with the front of the enclosure. Then attach the flanges to the rack with bolts.
		NOTE: Note that the flanges are included with the purchase of the DNR-X-1G racks. If you need more clearance from the rack front panel, refer to the DNR-EXT-BRACKET-4 which provides 3.625 inches of clearance.
		DNR-6-1G :The DNR-6-1G mounting options include the same flat horizontal (tabletop, floor) and vertical surface (wall) options as the DNR-12-1G.
		For flat horizontal surfaces, the DNR-6-1G can use the rubber feet supplied with the standard enclosure or can be bolted directly to the horizontal surface.
		For flat vertical surfaces, the DNR-6-1G can be mounted with the flange mounts; however, since the DNR-6-1G is not 19" wide, UEI recommends using a shelf for rack installations.
		If you need technical drawings, please contact UEI support.

4.7.1 Physical Dimensions DNR-12-1G: The DNR-12 enclosure used in a DNR-12-1G system is compatible with Specification EIA-310-C for 19" Rack Mounting Equipment and is designed to occupy 3U units of vertical space (where 1U is 1.75"). The physical dimensions of the DNR-12 enclosure are shown below in Figure 4-13.



Note: For wall mounting, align flanges flush with rear of enclosure. For rack mounting, align flanges with front of enclosure.

Figure 4-13. Physical Dimensions of DNR-12 Enclosure



DNR-6-1G: Except for the width, the DNR-6 enclosure used in a DNR-6-1G system is compatible with Specification EIA-310-C for 19" Rack Mounting Equipment and is designed to occupy 3U units of vertical space (where 1U is 1.75"). The physical dimensions of the DNR-6 enclosure are shown below in **Figure 4-14**.



Note: For wall mounting, align flanges flush with rear of enclosure. For rack mounting, UEI recommends using a shelf with DNR-6-1G systems.

Figure 4-14. Physical Dimensions of DNR-6 Enclosure



4.7.2 Pinout Pinout diagrams for the power molex, synchronization port, and RS-232 serial port connectors are shown below in **Figure 4-15**.



Figure 4-15 DNR-X-1G Pinout Diagrams

 4.7.3
 Network
 1000Base-T Wiring Configurations

 Wiring
 A typical wiring configuration for a 1000Base-T network is shown in the following figure.



Figure 4-16. System Configuration with LAN Switch

Refer to "Network Configuration" on page 44 for more configuration options.



- **4.8 Wiring I/O** Boards Refer to the applicable I/O board manuals and data sheets for pinouts and proper wiring to boards.
- 4.9 Repairing (and Individual modules are designed for field replacement and are not suited for field repairs.
 DNR System If you encounter a problem with a DNR system, you can powerdown your

If you encounter a problem with a DNR system, you can powerdown your system and remove and replace individual boards or other system modules in the field. You can also rearrange the locations of boards within the enclosure at any time; however, note that you may need to reprogram I/O board locations in your application.

No Hot Swapping



Always turn POWER OFF before performing maintenance on a UEI system. Failure to observe this warning may result in damage to the equipment and possible injury to personnel.

If you want to enhance, repair, or otherwise modify a specific I/O board, however, you must send the module back to the factory or to your local distributor.

This process requires that you request an RMA number from UEI before shipping. To do so, contact support@ueidaq.com and provide the following information:

- 1. Model Number of the unit, (e.g. DNR-AI-217)
- 2. Serial Number of the unit
- 3. Reason for return, (e.g. faulty channel, needs calibration, etc.)

UEI will process the request and issue an RMA number.

4.10 Configuring a NIC Port for Diagnostic Mode

The CPU Core Module has two Ethernet ports, NIC1 and NIC2. Either port can be assigned as the Main Operation Port or as a Diagnostics Port.

The main and diagnostics ports are interchangeable. The user application can open both ports independently and use separate handles to access each of them. A port becomes a diagnostics port, which prevents changes in the state of the ongoing operation, after it is configured and locked-in as a diagnostics port. This allows great flexibility in IOM wiring — if either port or its cabling fails, you can use the other port as the main port.

If all I/O boards are in configuration mode and the lock is not set, the diagnostics port functions as an equivalent of the main port. Any command that can be executed on the main port can be executed on the diagnostics port as well.

Refer to the PowerDNA API Reference Manual for API used with this section.



The following standard DAQBIOS commands are accessible on the diagnostics port whenever one or more I/O boards are in operating mode:

DQCMD_ECHO // echo DQCMD_RDCFG // read configuration (new) DQCMD_RDSTS // read status DQCMD_WRCHNL (selected)//write channel DQCMD_RDCHNL (selected)// read channel DQCMD_IOCTL (selected) // ioctl() - low priority command DQCMD_SETLOCK // set/release port lock

Commands that are capable of changing the state of the running I/O boards will not execute.

To switch a port into diagnostics mode, use the $\tt DqCmdSetLock$ API, as described below:

int DAQLIB DqCmdSetLock(int Iom, uint8 Mode,char Password,uint32 *IP)

Parameters:

int Iom	// Pointer to the DQIOME structure
uint8 Mode	<pre>// Function mode (lock/unlock/check/diagnostics)</pre>
char *Password	<pre>// password string; ignored (and can be NULL)</pre>
	// if Mode is DQSETLOCK_CHECK
uint32 *IP	// returns the IP address of the locking host
	// if Mode is DQSETLOCK_CHECK

<Mode> can be one of the following:

```
#define DQSETLOCK_LOCK0 // Lock IOM to host
#define DQSETLOCK_UNLOCK1 // Unlock IOM
#define DQSETLOCK_CHECK2 // Get locking host IP
#define DQSETLOCK_DIAG4 // Switch to diagnostics
```

To advance a port into diagnostics mode, call this function with the <Mode> parameter set to DQSETLOCK_DIAG. To return a port to normal mode, use the same function call with DQSETLOCK_UNLOCK.

The following table describes the possible states of both ports:

Table 4-1 Port States

Port	LOCK State	First Port (NIC1)	Second Port (NIC2)
First	DQSETLOCK_UNLOCK	Full functionality	Full functionality
	DQSETLOCK_LOCK	Full functionality, locked to the	All but state change functions
		host	
	DQSETLOCK_DIAG	Diagnostic functionality only	Full functionality
Second	DQSETLOCK_UNLOCK	Full functionality	Full functionality
	DQSETLOCK_LOCK	All but state change functions	Full functionality, locked to the
			host
	DQSETLOCK_DIAG	Full functionality	Diagnostics functionality only

DQCMD_ECHO

This command returns information about the board(s) installed. Use of this command is described in the *PowerDNA API Reference Manual*.



DQCMD_RDCFG

This command returns the current configuration of the specified board(s):

```
int DAQLIB DqCmdReadCfg(int Iom, DQRDCFG pDQRdCfg[], uint32 maxsize, uint32*
entries)
```

```
int Iom
                      // a pointer to the DQIOME structure
 DQRDCFG pDQRdCfg[] // structure that contains board configuration
                      // number of DQRDCFG structures passed
 uint32 maxsize
 uint32* entries
                      // number of DORDCFG structures returned
typedef struct (
                    // device (host fills this field)
   uint8 DEV;
                  // subsystem (host)
   uint8 ss;
   uint32 status; // device status (device returns following fields)
   uine32 cfg;
                  // configuration, including clocks
   uint32 rate;
                   // clock divider in 15.5ns intervals
   uint32 clsize;
                    // size of the channel list
   uint32 cl[];
                  // channel list - variable size
) DQRDCFG, *pDQRDCFG;
```

Note: Use device!=0x80 to indicate that this is the last device in the list.

DQCMD_RDSTS

This command returns the status of the IOM and each and every board in the stack (upon request):

int DAQLIB DqCmdReadStatus (int Iom, uint8 *DeviceNum, uint32 *Entries, uint32 *Status, uint32 *StatusSize)

```
Parameters:
```

```
int Iom // A pointer to the DQIOME structure
unit8 *DeviceNum // Array of board numbers to retrieve status
uint32 *Entries // Number of entries in DeviceNum array
uint32 *Status // Buffer to store values received from device
uint32 *StatusSize // Size of buffer, 32-bit chunks.
// Returns number of 32-bit values
// copied into Status
```

There are special device numbers to access status of various boards:

OxFE – returns IOM status and status of all boards (note that each board status is expressed as four 32-bit words. Thus, the maximum size of status packets is (4 + 14*4)*sizeof(uint32) = 240 bytes.

 $0 \times 7 F$ – returns IOM status only (four bytes)

 0×0 . . . $0 \times E$ – returns status of one of the boards

The status for each board consists of four 32-bit words, as follows:

```
/* status offsets into devob].status array */
#define STS_STATE(0) // state of the board
#define STS_POST(1) // post status
#define STS_FW(2) // firmware status
#define STS_LOGIC(3) // logic status
```

The first word is the state of the board – what mode of operation it is in, and the lower 8-bits of the timestamp. If the 10 us timestamp does not change after each call, the logic is in the inoperative state, as:

/* state	e flags */		
#define	STS_STATE_TS_SH	(8)	
#define	STS_STATE_TS_SH	INS(S,TS,MD)	
		((S & Oxffff00f0) ((TS<<8)	& 0xff00) (MD&0xf))
#define	STS STATE STICKY	(0)	

The second word describes the status of the board. It is written when the board enters initialization mode and remains unchanged until the next reboot. STS_POST_SDCARD_FAILED, STS_POST_DC24 and STS_POST_DCCORE can be changed during operation if the corresponding failure occurs.

/* POST	status flags */			
#define	STS_POST_MEM_FAIL	(1L<<0)	//	Memory test failed
#define	STS_POST_EEPROM_FAIL	(1L<<1)	//	EEPROM read failed
#define	STS_POST_LAYER_FAILED	(1L<<2)	//	board failure
#define	STS_POST_FLASH_FAILED	(1L<<3)	//	Flash checksum error
#define	STS_POST_SDCARD_FAILED	(1L<<4)	//	SD card is not present
#define	STS_POST_DC24	(1L<<5)	//	DC->24 board failed
#define	STS_POST_DCCORE	(1L<<6)	//	Core voltage problem
#define	STS_POST_BUSTEST_FAILED	(1L<<7)	//	Bus test failed (hwtest.c)
#define	STS_POST_BUSFAIL_DATA	(1L<<8)	//	Bus test failed on data tst
#define	STS_POST_BUSFAIL_ADDR	(1L<<9)	//	Bus test failed on addr tst
#define	STS_POST_OVERHEAT	(1L<<10)	//	Overheat detected
#define	STS_POST_STICKY	(STS_POST_	MEM	FAIL STS_POST_BUSTEST_FAILED
		STS_POST	BUSI	FAIL_DATA STS_POST_BUSFAIL_ADDR)

The third word contains the logic status flags. They are read and assembled from the various registers of the common board interface (CLI) upon request. Not all boards implement full functionality and boards operating normally should not show any flags set.

/*logic	status flags */		
#define	STS_LOGIC_DC_OOR	(1UL<<0)	<pre>// DC/DC out of range (IOM // l</pre>
			//also)
#define	STS_LOGIC_DC_FAILED	(1UL<<1)	// DC/DC failed (IOM also)
#define	STS_LOGIC_TRIG_START	(1UL<<2)	// Trigger event started
			// (IOM also)
#define	STS LOGIC TRIG STOP	(1UL<<3)	// Trigger event stopped
			// (IOM also)
#define	STS LOGIC CLO NOT RUNNING	(1UL<<4)	// Output channel list not
			// running
#define	STS LOGIC CLI NOT RUNNING	(1UL<<5)	// Input channel list not
			// running
#define	STS LOGIC CVCLK CLO ERR	(1UL<<6)	// CV clock error for CL0
#define	STS LOGIC CVCLK CLI ERR	(1UL<<7)	// CV clock error for CLI
#define	STS LOGIC CLCLK CLO ERR	(1UL<<8)	// CL clock error for CL0
#define	STS LOGIC CVCLK CLI ERR	(1UL<<9)	// CL clock error for CLI
		(,	
#define	STS LOGIC NO REPORTING	(1UL<<31)	// Installed logic does not
		(// support error reporting
			,, cerpoid circi icporting

#define STS_LOGIC_STICKY

(STS LOGIC NO REPORTING)



The fourth word contains the status of the firmware. A board operating normally does not have any flags set except STS_FW_CONFIG_DONE, which means the board was properly configured before entering operating mode (it is cleared upon re-entering configuration mode) and STS_FW_OPER_MODE, which means that the board switched into operating mode without any errors.

/* fw st	tatus flags */		
#define	STS_FW_CLK_OOR	(1UL<<0)	<pre>// Clock out of range (IOM // also)</pre>
#define	STS_FW_SYNC_ERR	(1UL<<1)	<pre>// Synchronization interface // error (IOM also)</pre>
#define #define	STS_FW_CHNL_ERR STS FW BUF SCANS PER	(1UL<<2) INT	// Channel list is incorrect
		(1UL<<3)	<pre>// Buf setting error: // scans/packet</pre>
#define	STS FW BUF SAMPS PER	РКТ	
		(1UL<<4)	<pre>// Buf setting error: // samples/packet</pre>
#define	STS_FW_BUF_RING_SZ	(1UL<<5)	<pre>// Buf setting error: FW // buffer ring size</pre>
#define	STS_FW_BUF_PREBUF_SZ	(1UL<<6)	<pre>// Buf setting error: Pre- // buffering size</pre>
#define	STS_FW_BAD_CONFIG	(1UL<<7)	<pre>// Board cannot operate in // current config</pre>
#define	STS FW BUF OVER	(1UL<<8)	// Firmware buffer overrun
#define	STS FW BUF UNDER	(1UL<<9)	// Firmware buffer underrun
#define	STS FW LYR FIFO OVER	(1UL<<10)	// Board FIFO overrun
#define	STS FW LYR FIFO UNDER	(1UL<<11)	// Board FIFO underrun
#define	STS FW EEPROM FAIL	(1UL<<12)	// Board EEPROM failed
#define	STS FW GENERAL FAIL	(1UL<<13)	// Board general failure
#define	STS FW ISO TIMEOUT	(1UL<<14)	// Isolated part reply timeout
#define	STS FW FIR GAIN ERR	(1UL<<15)	// Sum of fir coeffs is not correct
#define	STS_FW_OUT_FAIL	(1UL<<16)	<pre>// Output CB tripped or over- // current</pre>
#define	STS_FW_IO_FAIL	(1UL<<17)	// Messaging I/O failed (5xx // boards)
#define	STS FW NO MEMORY	(1UL<<18	//Error with memory allocation
#define	STS_FW_BAD_OPER	(1UL<<19)	<pre>// Operation was not performed // properly</pre>
#define	STS_FW_LAYER_ERR	(1UL<<20)	<pre>// Board entered operation // successfully</pre>
#define	STS_FW_CONFIG_DONE	(1UL<<30)	<pre>//Configuration is completed // (no error)</pre>
#define	STS_FW_OPER_MODE	(1UL<<31)	<pre>// Board entered operation // mode successfully</pre>

/* status helper macros/defines */
#define STS_FW_STICKY (STS_FW_EEPROM_FAIL|STS_FW_GENERAL_FAIL)

Status bits are divided into "conditional" and "sticky". Conditional bits are set when a condition arises; they are cleared when the error condition expires. Sticky bits are persistent once set and are cleared by reading their status.

DQCMD_IOCTL

This command is used to retrieve data from the board. When a port is in diagnostic mode, it returns current data but cannot reprogram the channel list. The channel list is used to inform the handler the ID of the channel from which data should be retrieved.

The following subset of functions, which rely on the DQCMD_IOCTL command for transport, are supported:

Function	Associated Board Type(s)
DqAdv201Read	AI-201 and AI-202
DqAdv205Read	AI-205
DqAdv207Read	AI-207
DqAdv225Read	AI-225
DqAdv3xxWrite	AI-302/308 and AI-332
DqAdv40xRead	DIO-401/405/404/406
DqAdv403Read	DIO-403
DqAdv416GetAll	DIO-416 Voltage, current, and circuit
	breaker state monitoring
DqAdv432GetAll	DIO-432 Voltage, current, and circuit
	breaker state monitoring
DqAdv448Read	DIO-448
DqAdv448ReadAdc	DIO-448 Voltage monitoring
DqAdv501GetStatistics	SL-501and SL-508 Received/error counters
DqAdv566GetStatistics	ARINC-429-566 Received/error counters
DqAdv601Read	CT-601 Counters, states of input lines
DqAdv604Read	QUAD-604 Positions, states of input lines

Table 4-2 List of Functions and Associated Boards


Sequence of Operation

To use the diagnostic port without affecting performance of the main port, UEI recommends that you use the following sequence of operations:

- 1. Open main port.
- 2. Open diagnostics port.
- 3. Perform hardware reset (optional) and re-open ports, if needed.
- 4. Lock diagnostic port into DQSETLOCK_DIAG.
- 5. When operation is configured on the main port, read the status of the diagnostics port to verify that the configuration was programmed correctly.
- 6. Once operation on the main port is started, the diagnostics port becomes available for data retrieval.
- 7. Read status of the diagnostics port to make sure that all boards of interest successfully entered operating mode without error.
- 8. In the cycle:
 - a. Retrieve the current status once a second.
 - b. Check the flags for error conditions.
 - c. Retrieve additional data if any flags are set.
- 9. Stop operation and unlock diagnostics port.
- 10.Resume normal operation with main port.



4.11 Disabling DNR-X-1G systems include a hardware feature that provides the option of disabling writes to non-volatile memory (NVRAM). Writes to Flash/ By installing the NVRAM protection jumper, all writes to flash and EEPROM will be disabled on the hardware level. **EEPROM** (NVRAM) **NOTE:** Writes to the EEPROM on the DNx-AO-358 and DNx-AO-364 are not

disabled by this process. Applications that must disable all NVRAM writes should not include the DNx-AO-358 and DNx-AO-364 products in their system.

Note that installing the NVRAM protection jumper requires the DNR-CPU-1000/ DNR-CPU-1000-XX module in the DNR-X-1G chassis to have a PCB board removed and replaced. In general UEI does not recommend that users remove PCB boards from their carriers: over-torguing screws or bending PCB boards can permanently damage the DNR-CPU-1000 modules. UEI can install and remove jumpers as needed, if you have any concerns.

4.11.1 Disabling **NVRAM Writes**

To disable writes to non-volatile memory, do the following:

- **STEP 1:** Turn OFF power to the DNR-X-1G system using the toggle switch at the front of the system.
- STEP 2: Identify the DNR-CPU-1000 module in your DNR-X-1G chassis, and using a torgue screwdriver, loosen the thumbscrews securing the module to the chassis.

Lift the insertion/extraction lever and remove the CPU/NIC board (DNR-CPU-1000/-XX) from the enclosure. (Refer to figure below).







CAUTION! Care must be taken when removing PCB boards from carrier. Over-tightening or forcing hardware can crack boards, damage components and/or leave the DNR- NIC/CPU module inoperable.

STEP 3: To remove the lower PCB board from the carrier, do the following:

- a. Loosen 1 Phillips screw (4-40 x 1 inch) from the bottom of the carrier using 1/4" locknut driver and Phillips screwdriver. Remove screw, 3 plastic spacers, and locknut. Retain hardware.
- b. Gently slide lower PCB board from carrier.
- **STEP 4:** Locate J4 jumper block on board removed in the previous step. Refer to **Figure 4-18** for location.



Figure 4-18. NVRAM Protection Jumper

STEP 5: Insert jumper between pins 13 and 15 on J4 jumper block. Refer to Figure 4-18.



CAUTION! Care must be taken when replacing PCB boards into carrier. Over-tightening or forcing hardware can crack boards, damage components and/or leave the DNR- NIC/CPU module inoperable.

- **STEP 6:** To install the lower PCB board into the carrier, do the following:
 - a. Gently slide lower PCB board into carrier. Care must be taken when sliding the board in; electrolytic capacitors on board can get damaged if they scrape against top board.
 - Align PCB board LEDs, RESET button, and sync port with openings on carrier: Be sure the RESET button is free to move. (See Figure 4-17 for location)
 - c. Slide and align retained small plastic spacer between carrier and lower board.



- d. Slide and align retained large plastic spacer between lower and upper boards.
- e. From the bottom of the carrier, insert the retained Phillips screw (4-40 x 1 inch) through the carrier, small plastic spacer, lower PCB board, large plastic spacer, and upper PCB board.
- f. Check PCB board LEDs, RESET button, and sync port at the front of the carrier: RESET button should be free to move.
- g. Slide retained small plastic spacer on Phillips screw and install locknut.
- h. Gently tighten with 1/4" locknut driver and Phillips screwdriver, taking care not to over-tighten. Over-tightening can crack PCB boards.
- **STEP 7:** Insert the DNR-CPU-1000/-XX module into the enclosure, being careful to align the board with the top and bottom guides. Fully insert the module into the guides and use the insertion lever to seat the board into the backplane connector.
- **STEP 8:** Using the torque screwdriver set to 5 in-lb, screw in the thumbscrews until the torque screwdriver clicks.
- **STEP 9:** Power up the system by turning ON the power switch on the DNR-POWER-DC module.
- **4.11.2 Re-enabling** To re-enable writes to non-volatile memory, repeat the procedure in **NVRAM Writes** Section 4.11.1 except remove the jumper in step 5 instead of installing it.



Chapter 5 PowerDNA Explorer

PowerDNA Explorer is a GUI-based application for communicating with your DNR-X-1G system. PowerDNA Explorer simplifies configuration and setup of your system, as well as allowing you to check your communication link and start exploring your RACKtangle/HalfRACK and I/O boards.

This chapter provides the following information:

- Getting Started with PowerDNA Explorer (Section 5.1)
- Overview of the Main Window (Section 5.2)
- Exploring I/O Boards with PowerDNA Explorer (Section 5.3)



Figure 5-1. PowerDNA Explorer

5.1 Getting Started with PowerDNA Explorer

PowerDNA Explorer can be used on Windows or Linux systems. On Windows systems, access PowerDNA Explorer from the Start menu:

• Start > All Programs > UEI > PowerDNA > PowerDNA Explorer

On Linux systems, access PowerDNA Explorer under the UEI installation directory (PowerDNA-x.y.z>/explorer) by typing:

- java -jar PowerDNAExplorer.jar
- **NOTE:** UEI provides a PowerDNA Explorer DEMO with the installation that lets you safely explore the menus and I/O board screens without using actual hardware. DEMOs are located in the same directories as the PowerDNA Explorer executables.



5.1.1 Connecting PowerDNA Explorer to Your System PowerDNA Explorer has the capability of identifying DNR-X-1G rack systems (or PPCx/PPCx-1G Cubes) on a selected network. Using PowerDNA Explorer, you scan the network, and discovered systems are listed in the left-hand pane of the display.

To display pertinent hardware and firmware information about a system, once it is discovered, you simply click the specific system shown in the left-hand pane.

To display pertinent information about an I/O board in the system, you can click the I/O board of a specific system and then manipulate its inputs or outputs in the settings screen. PowerDNA Explorer lets you verify that the system is communicating with the host and that the I/O boards are functioning properly.

To scan the network for DNR-X-1G rack systems or Cubes, you must provide a set of addresses to scan. Do the following to setup the address range:

STEP 1: Select *Network* >> *Address Ranges* from the menu:



Figure 5-2. Address Ranges to be Scanned

STEP 2: If the IP address of your PowerDNR system (e.g. 192.168.100.2) is not in the listed range, edit the range to include it, and then click **Done**.



STEP 3: Click *Network* >> *Scan Network* to scan the LAN for DNR-X-1G systems or cubes within the range specified in the previous step.

One or more gray icons will display in the left-hand-side of the screen. If no icons are displayed, refer to the Troubleshooting section in the previous chapter (Section 4.5).

STEP 4: Double-click an icon to display its information and list the I/O boards:

	Store Configuration	Start Reading Input Da	ıta
Scan Network	✓ PowerDNA Explorer (Den File Edit Network View He ✓ ✓ ✓ ✓ ✓ ✓ ✓ Host PC ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ IOM_10238 (Demo) ✓	no) Ip Model: Al-205 Info: A-In, 4 channels S/N: 0029176 Mfg. Date: May 8, 2011 Cal. Date: May 8, 2011 Cal. Date: May 8, 2011 Base Addr.: 0xA0020000 IRQ: 2 Modifiable Input Range: ±10 V ▼	
		Name	Value
		Aln0 Analog Input 0	-5.2352
		Aln1 Analog Input 1	-0.0727
		Aln2 Analog Input 2	9.5808
		AIN3 Analog Input 3	-4.5846

Figure 5-3. Typical Screen for Analog Input Board

The screenshot above is from the PowerDNA Explorer Demo. The "demo" is a simulator for users without hardware or for new users who want to explore the PowerDNA Explorer program without reading/writing to real hardware. Run this program and hover your mouse over the buttons to read the tool-tips and learn through interacting with the program.

Some quick notes:

- To read from a board, click the fourth-to-last button: "Start Reading Input Data"
- To write to the board, change a value and click the fourth button with the red arrow on top of the chassis: "Store Configuration". The icon with the blue arrow on it restores the configuration.
- To change the IP address, change the number, deselect the field, and "Store Configuration". Take care not to set the IP Address to outside of the network's configuration subnet -or- to an IP address that is currently in use, as the system will then become unreachable.
- ☑ To obtain a hardware report, click View >> Show Hardware Report.

Refer to Section 5.2 for more descriptions of the PowerDNA Explorer Window.



5.2 Overview of The Main Window of the PowerDNA Explorer is shown in Figure 5-4 and consists of four primary sections: the Main

Window

- The Menu Bar (described in Section 5.2.1)
- The Toolbar (described in Section 5.2.2) •
- The Device Tree (described in Section 5.2.3)
- The Settings Panel (described in Section 5.2.4).

Menu Bar	ReverDNA Explorer
	<u>F</u> ile <u>E</u> dit <u>N</u> etwork <u>V</u> iew <u>H</u> elp
Toolbar	
Device Tree	Host PC System: Windows 7 6.1 (x86)
	IP: 192.168.100.1
Settings Panel	

Figure 5-4. PowerDNA Explorer Main Window

When PowerDNA Explorer is first launched, the Main window has several buttons grayed out and shows only the Host PC in the Device Tree, as shown in Figure 5-4. To access systems in your network, you must first scan the network (refer to Section 5.1).

Menu Bar 5.2.1 The following subsections describe menus and menu items contained in the Menu Bar.

5.2.1.1 File Menu This section describes items under the File Menu.

5.2.1.1.1 Setting The File >> Preferences selection opens the preferences dialog. Timeouts The preferences dialog allows you to specify timeout intervals.



Figure 5-5. PowerDNA Explorer Timeout Preferences

PowerDNA Command Timeout sets the length of time PowerDNA Explorer will wait for response from a CPU/NIC Core Module before giving up with an error. It defaults to 100 milliseconds.

Firmware Update Timeout specifies the length of time PowerDNA Explorer will wait when updating firmware via Network >> Update Firmware... The firmware timeout defaults to 120 seconds. File >> Exit exits the application. If there are unsaved device settings changes, you are prompted for confirmation.



- 5.2.1.2 Network Menu This section describes items under the Network Menu.
- 5.2.1.2.1 Specifying IP Network >> Address Ranges opens the Address Ranges dialog, allowing you to specify where to scan for devices. Ranges

Address Ranges	X
IP Addresses:	
192.168.100.2 192.168.100.254 : 6334	Add Edit Delete
	Done

Figure 5-6. Address Ranges Dialog Box

The Address Ranges dialog allows you to specify the IP addresses and UDP port to use to find devices. The list in the above example defaults to a single range item that specifies the range 192.168.100.2 thru 192.168.100.254.

By clicking **Add** or **Edit**, you can specify individual addresses, as well as address ranges. After clicking **OK**, specified items appear in a list in which you can add or delete.

Edit Address Range							
Start Address: 192.168.100.2 Stop Address: 192.168.100.254 UDP Port: 6334							
OK Cancel							

Figure 5-7. Edit Address Ranges Dialog Box

5.2.1.2.2 Scanning
Network for
UEI ChassisNetwork >> Scan Network scans the network for devices and populates the
device tree. How much of the network is scanned depends on the settings in the
Network Ranges dialog.



ReverDNA Explore	er 🗖 📃 🔍 其
File Edit Network Vi	ew Help
Host PC	
• IOM-12345	System: Windows 7 6.1 (x86) IP: 192.168.100.1

Figure 5-8. After a Network >>Scan Network

In the example shown above in Figure 5-8, after *Network* >> *Scan Network* was clicked, the DNR-X-1G chassis labeled "IOM-12345" was found and displays in the Device Tree panel.

If you choose **Scan Network** when the device tree is already populated, any new devices discovered will be added to the tree. Any existing devices that are missing will be removed from the tree, unless you have made unsaved changes to the device's configuration, in which case it will be marked in the tree as missing.

- 5.2.1.2.3 Reloading
ConfigurationNetwork >> Reload Config re-reads the configuration of the current device
selected in the Device Tree. If you have made changes to the settings in the
settings panel for the current device, Reload Config will replace those settings
with the current settings for the device, after prompting for confirmation.
- 5.2.1.2.4 Storing a
ConfigurationNetwork >> Store Config writes the changed settings for the currently selected
device to the device. The button is disabled for devices that haven't been
modified.
- 5.2.1.2.5 Storing All
ConfigurationNetwork >> Store All Configs writes all of the changed device settings to the
devices. The button is disabled if no devices have been modified.
- 5.2.1.2.6 Reading Input Data from I/O Boards Network >> Start Reading Input Data is enabled when the currently selected device is an input device board. It reads the current input values to the device and displays data read in the settings panel.
- 5.2.1.2.7 Updating the Firmware Network >> Update Firmware... loads a firmware update file to all connected PowerDNA systems if Host PC is selected. It updates only one chassis when a specific unit is specified. More information about updating firmware can be found in "Updating Firmware" on page 50.

Note that writing certain configuration changes to a PowerDNA system will bring up a password dialog box. PowerDNA Cube and RACK systems come with the default password set to "**powerdna**".



Authenticate IOM_22813	×
Enter <u>user p</u> assword to unlock IO modul IOM_22813	e
OK Cancel	

Figure 5-9. Password Dialog Box for "Store Config" and "Store All Configs"

Enter <u>super-</u>	<u>user password to un</u>	lock IO module
OM_22813		

Figure 5-10. Password Dialog Box for "Update Firmware . . . "



- 5.2.1.3 View Menu This section describes items under the View Menu.
- 5.2.1.3.1 Obtaining a Report of DNR-X-1G Hardware

View >> Show Hardware Report displays hardware information for your PowerDNA system..



Figure 5-11. Example of a Hardware Report



5.2.1.3.2 Showing the Wiring Diagram for an I/O Board

View >> *Show Wiring Diagram* displays connector pins for a specific board. All boards have this feature. The AI-207 is displayed below as an example. The wiring diagrams in PowerDNA Explorer match the wiring diagrams in the following sections.



Figure 5-12. Example of a Wiring Diagram Display

5.2.1.4 Help Menu

This section describes items under the Help Menu.

Help >> About PowerDNA Explorer shows the **About** ... box, which shows the program icon, program name, version number, company name, and copyright notice.



5.2.2 Toolbar

The toolbar contains the following buttons:

- Scan Network, Show Hardware Report, Reload Config, Store Config, Store All Configs (shown in Figure 5-13)
- Start Reading Input Data, View User Manual, Visit Documentation Download Page, and View Wiring Diagram (shown in Figure 5-14)

Toolbar buttons duplicate the functionality of the corresponding menu items described in the Menu Bar sections above.







Figure 5-14. PowerDNA Explorer Toolbar Buttons (Board Level)

5.2.3 Device Tree When the application is first launched, the tree contains a single root item representing the host computer (see **Figure 5-4**).

When you select **Scan Network** from the Network menu or the toolbar, the device tree is populated with all central controllers, IOMs (racks and cubes), and device boards accessible from the network, as filtered through the *Network* >> *Address Ranges* dialog.

Central controllers, if any, appear as children of the Host PC item. IOMs that are connected to the PC without use of a central controller also appear as direct children of the Host PC item.



Each item has an icon indicating whether it is a central controller, IOM (rack or Cube), or board. The text label for each item is the device's model number, name, and serial number.

Boards are also labeled with their position number in brackets.



Figure 5-15. Example of the Device Tree

When an item is selected in the tree, the settings panel changes to reflect the settings for that device. The first time an item is selected, the device is queried as though you had invoked the **Start Reading Input Data** command.

On subsequent selections of the same item, the last settings are re-displayed. Thus, if you made changes but did not write them to the device, the changes are remembered. Invoking the **Start Reading Input Data** command will re-read the device and overwrite the current settings in the settings panel.

Devices whose settings have changed, but have not been written, are displayed in bold italics in the tree to provide a visual cue. Changed devices that become missing on a subsequent invocation of **Scan Network** turn red in the tree. (Unchanged items that become missing are simply removed from the tree.)



- **5.2.4 Settings Panel** The settings panel presents a set of controls that allows you to change the settings of the device currently selected in the device tree or allows you to view acquired input data for the device selected.
- **5.2.4.1 IOM Settings** The settings panel provides the following fields when an IOM is selected in the tree.



Figure 5-16. Example of IOM Settings Panel for HalfRACK DNR-6-1G

Field	Description				
Name	shows the IOM name. Users can enter a custom name				
Model	shows the model number of the IOM.				
U-Boot Ver	shows the U-Boot version installed on the PowerDNA system				
FW Ver	shows the version of the firmware installed on the PowerDNA system				
S/N	shows the serial number of the IOM				
MAC	shows the MAC address. It cannot be changed and is informational only				
IP Address	shows the IP addresses of the IOM. IP 1 can be changed. See Section 4.3.3 for instructions on changing IP 2				
Mode	shows the mode the IOM is in: <i>Initialization</i> , <i>Configuration</i> , <i>Operation</i> , or <i>Shutdown</i> .				





5.2.4.2 I/O Device / Board Settings Settings. Setting options vary for I/O boards on a per-board basis. The example below show settings for the AI-217 analog input board.



Figure 5-17. Example of I/O Device Settings

Field	Description				
Model	shows the model number of the device				
Info	shows summary of key features of the device: A for analog, D for digital, In for input, Out for output, and the number of channels available				
S/N	shows the serial number of the device				
Mfg. Date	shows the manufacturing date				
Cal. Date	shows the date of the last calibration done				
Base Address	shows the base address of the board in the IOM system				
IRQ	shows which interrupt is assigned to the board				
Modifiable	provides a checkbox which, when unchecked, prevents parameters from being changed				

Table 5-2 Fields and Descriptions for I/O Device Settings Panel



SeverDNA Explorer										
Eile Edit Network View Help Image: State St										
Host PC (0) Al-207 (1) IRIG-650 (2) AO-364 (3) Al-217	Mo In S Mfg. Da Cal. Da Base Ad I Base Ad I Modi Input Ra	del: Al-217 nfo: A-In, 16 differential channels, 1 CJC S/N: 0153841 ate: Apr 1, 2016 ate: Apr 11, 2016 idr.: 0xA0030000 RQ: 2 fiable nge: ±10 V								
		Name	Value							
	Aln0	Analog Input 0	7.3687							
	Aln1	Analog Input 1	-7.3700							
	Aln2	Analog Input 2	7.3684							
	Aln3	Analog Input 3	-7.3703							
	Aln4	Analog Input 4	7.3685							
	Aln5	Analog Input 5	-7.3699							
	Aln6	Analog Input 6	7.3689							
	Aln7	Analog Input 7	-7.3701							
	Aln8	Analog Input 8	7.3683							
	Aln9	Analog Input 9	-7.3707							
	Aln10	Analog Input 10	7.3688							
	Aln11	Analog Input 11	-7.3699							
	Aln12	Analog Input 12	7.3693							
	Aln13	Analog Input 13	-7.3705							
	Aln14	Analog Input 14	7.3686							
	Aln15	Analog Input 15	-7.3697							
	CJC	CJC	4.3304							

Figure 5-18. Screen from Network >> Start Reading Input Data

5.2.4.2.1 Interacting
with I/OTo read data from an I/O board, select Network >> Start Reading Input Data. The
Value column for any inputs will update, as shown above in the settings panel.

Also in the settings panel, you can add or edit channel names. After editing names, choose *Network* >> *Store Config* to save changes to the board. This is true for all boards.

Additionally, if you have changed a configuration value, but have not chosen *Network* >> *Store Config* to save them, previous values can be re-read from the board, using *Network* >> *Reload Config*.



Boards

- 5.3 Exploring I/O Boards with PowerDNA Explorer
 5.3 Exploring I/O Boards with PowerDNA Examples of settings for several types of I/O boards are provided in subsections below:
 - Digital Input/Output Board Settings (Section 5.3.1)
 - Analog Output Board Settings (Section 5.3.2)
 - Analog Input Board Settings (Section 5.3.3)
 - Counter/Timer Board Settings (Section 5.3.4)
 - **NOTE:** Examples in this section are an introduction to PowerDNA Explorer capabilities; please note PowerDNA Explorer provides a communication link with all types of UEI I/O boards, not just the board-types listed in this section.

5.3.1 Digital Input/ Output Board Settings

This section provides an overview of PowerDNA Explorer settings for digital input/output boards. Each type of I/O board will have displays specific to the features offered with that board. In this section, we use the DIO-403 as an example.

NOTE: Use *Network* >> *Start Reading Input Data* to see immediate input values in Input tabs. Use *Network* >> *Store Config* to save values to the board.

The DIO-403 board is a 48-bit DIO board. It is different from other digital I/O boards because it groups 8-bits at a time into ports, and three ports into two "channels". This means that bit 0 in port 0 in channel 0 corresponds to DIO pin 0; bit 1 in port 1 in channel 0 corresponds to DIO pin 9; bit 2 in port 2 in channel 0 corresponds to DIO pin 18, etc.

For the sake of abstraction in PowerDNA Explorer, we'll call all ports channels.



Figure 5-19. Example DIO-403 Inputs



Input/Output/Configuration/Initialization/Shutdown tabs switch between displaying DIO pin reading of input state data, setting DIO output state, configuring DIO as output or input, and settings for initial and shutdown states.

The Input tabs contain the following columns:

- **Name** is the channel (port) name, or a user-defined string.
- 7:0 Input Values consist of 0 or 1 as read from the input pin.

RowerDNA Explorer	1	-										-	
File Edit Network View Image: Second state of the second	Help Mode Inf S/I Mfg. Dat Cal. Dat Base Add	e: Sep 17, r.: 0xA0040 x: 0xA0040 x: 0xA0040 x: 0xA0040 x: 2	3 t, 48 ch 5 2008 2014 0000	anı	nel	(6 (port	s of	8)				ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ ġ
	Input	Output	Config	gur	atio	n	71	nitia	aliza	atio	n	Shutdown	
		Nam	ne	7	6	5	4	3	2	1	0		
	DIO0	I/O Port (V								
	DIO1	I/O Port							늬	님	늬		
	DIO2	I/O Port 2				M					늼		
	0103	NO Port				븜	븜		K		믬		
	DI04	NO Port P	+ L	╣	+	늼	늼	늼	늼	늼	늼		
	0105	pro Fuits	<u> </u>										

Figure 5-20. Example DIO-403 Outputs

Output tab sets the output value driven from the pin.

The Output tab contains the following columns:

- Name is the channel (port) name, or a user-defined string.
- **7:0** Output values consist of the output state to be driven from the I/O pin: select 0 (unchecked) or 1 (checked).

The settings in Figure 5-20 will cause output high values on DIO pin 6, pin 20, pin 21, and pin 26. The settings will cause output low values on DIO pins 0, 1, 2, 3, 4, 5, 7, 16, 17, 18, 19, 22, 23, 24, 25, 27, 28, 29, 30, 31.

The rest of the pins are configured as inputs; input vs output configuration is set under the Configuration tab.





Figure 5-21. Example of DIO-403 Configuration

The **Configuration** tab gets/sets the current input/output directions per port. It contains the following columns:

- Name is the channel (port) name, or a user-defined string.
- **In/Out** contains toggle switches to select whether all the channels in that port are to be used as inputs or outputs.

Initialization/Shutdown tabs allow you to set initialization and shutdown states on pins, as well as operation mode configuration. They contain the following columns:

- Name is the channel (port) name, or a user-defined string.
- Mode specifies whether the channel is input or output.
- **7 through 0** contain the values 0 or 1. They are checkmarks for output channels that allow you to select 0 (unchecked) or 1 (checked).



 5.3.2 Analog Output Board Settings
 This section provides an overview of PowerDNA Explorer settings for analog output boards. Each type of analog output board will have displays specific to the features offered with that board. In this section, we use the AO-308 as an example.

NOTE: Use *Network* >> *Store Config* to save values to the board.

RowerDNA Explorer	And	1.04	Sheet	
<u>File Edit N</u> etwork <u>V</u> iew <u>H</u>	lelp			
14 🔲 🕵 🗞 17				
 Host PC IOM-12345 (0) Al-207 (1) SL-508 (2) Al-207 (3) SL-508 (3) SL-508 (4) SL-508 (5) DIO-402 	Mode Info S/N Mfg. Date Cal. Date Base Addr IRC V Modifia Output Rai	I: AO-308 x: A-Out, 8 channels I: 0104859 2: May 1, 2013 3: Jan 15, 2015 I: 0xA0020000 2: 2 ble nge: ±10 V Initialization Shutdown		BUU COU
		Name	Value	
	AOut0	Analog Output 0		5.082
	AOut1	Analog Output 1	-1	0.000
	AOut2	Analog Output 2		4.590
	AOut3	Analog Output 3		7.869
	AOut4	Analog Output 4	-1	0.000
	AOut5	Analog Output 5		7.377
	AOut6	Analog Output 6		0.000
	AOut7	Analog Output 7	□ □ □ □ □ □ □ □ □	0.000

Figure 5-22. Example AO-308 Board

Controls for changing output, initialization, and shutdown values are available under each of the tabs in the settings panel. You can then choose *Network* >> *Store Config* to apply all changes to the board.

Output Range is displayed above the tabs. In this example, the output range cannot be changed and is informational only (the AO-308 output range is ± 10 V). On other boards, **Output Range** is a popup allowing you to choose between board-supported ranges.

The **Initialization** and **Shutdown** tabs contain controls for setting initial and shutdown states:

- Name is the channel name or a user-defined string.
- **Value** contains a slider to set the voltage to output for the channel and the numerical voltage value, which you can input directly.



 5.3.3 Analog Input Board Settings
 This section provides an overview of PowerDNA Explorer settings for analog input boards. Each type of analog input board will have displays specific to the features offered with that board. In this section, we use the AI-207 as an example.

NOTE: Use *Network* >> *Start Reading Input Data* to see immediate input values. Use *Network* >> *Store Config* to save values to the board.

RowerDNA Explorer						- 2	X
File Edit Network View Image: State of the state of	v <u>H</u> elp Mo I Mfg. D Cal. D Base Ac I Modi Input Ra Ch0 ·	Image: Al-207 nfo: A-In, 16 differenti: S/N: 0165992 ate: Aug 1, 2016 ate: Aug 30, 2016 Idr.: 0xA0000000 IRQ: 2 ifiable unge: ±0.0125 V ▼ → All Channels C	al channels, 1 CJC	C	j j j j j		
	Name Voltage Degrees Scale Type						
1000	Aln0	Analog Input0	-0.00001	73.6	°F	K	
	Ain1 Analog Input1 0.00041 92.1 °F T						
	Aln2	Analog Input2	-0.00002	22.7	°C	Т	
000	Aln3 Analog Input3 -0.00026 62.3 °F T						

Figure 5-23. Example AI-207 Board

Input Range provides a pulldown menu of the range of expected input voltages to be measured by the board. On this board, the range can be specified as ± 10 V to ± 0.0125 V. Note if the actual voltage is outside of the range specified, the value displayed will clip at the maximum input range value.

The Data table contains the values currently read by the device. The table is initially blank until you refresh the data by clicking **Start Reading Input Data** (refer to Section 5.2.2).

The table for the AI-207 board in this example has the following columns:

- Name is the channel name or a user-defined string.
- Value shows the measured input value.
- **Degrees** shows the temperature converted from the measured input value.
- Scale provides a pulldown menu to select temperature scale (°C, °F, °K, °R) on a per channel basis.
- **Type** provides a pulldown menu to select thermocouple type (B, C, E, J, K, N, R, S, T) on a per channel basis.



5.3.4 Counter/Timer Board Settings This section provides an overview of PowerDNA Explorer settings for counter/ timer boards. Each type of I/O board will have displays specific to the features offered with that board. In this section, we use the CT-601 as an example.

RowerDNA Explorer	— — X
Elie Edit Network View Help Image: State	
Model: CT-601 Info: Counter/Timer, 8 counters S/N: 0147486 Mfg. Date: Nov 1, 2015 Cal. Date: Nov 30, 0002 Base Addr.: 0xA0030000 IRQ: 2 ✓ Modifiable Counter 0 mode: Quadrature Start Min. Gate Pulse Width: 1 µsec. Input Pre-inversion Output Post-inversion Relative Position: counts Counter 1 mode: Quadrature Start Min. Gate Pulse Width: 1 µsec. Input Pre-inversion Output Post-inversion Min. Clock Pulse Width: 1 µsec. Input Pre-inversion Output Post-inversion Min. Clock Pulse Width: 1 µsec. Input Pre-inversion Output Post-inversion Min. Clock Pulse Width: 1 µsec. Input Pre-inversion Output Post-inversion Min. Clock Pulse Width: 1 µsec. Input Pre-inversion Min. Clock Pulse Width: 1 µsec. Input Pre-inversion	

Figure 5-24. Example CT-601 Module

The CT-601 board has 8 counters. Each counter can be set to one of the different modes: Quadrature, Bin Counter, Pulse Width Modulation (PWM), Pulse Period, or Frequency.

When you change the mode of a counter using the mode pulldown menu, the controls for that counter will change to those appropriate for the mode.

Counter 0 mode: Quadrature 💌 Start	
Min. Gate Pulse Width:0 µsec.	Input Pre-inversion
Min. Clock Pulse Width: 0 µsec.	Gate Pre-inversion
	Output Post-inversion
Relative Position: counts	

Figure 5-25. Example Quadrature Controls



Counter 0 mode: Bin Counter 💌 Start					
Min. Gate Pulse Width:	0 µsec.	Input Pre-inversion			
Min. Clock Pulse Width:	0 µsec.	Gate Pre-inversion			
Prescaler Value:	33	Output Post-inversion			
		Use External Clock			
Counter Value:					

Figure 5-26. Example Bin Counter Controls

Counter 0 mode:	PWM -	Start
Duty Cycle:	50 %	Output Post-inversion
Output Frequen	cy: 1000 Hz	(Actual Freq. = 1000 Hz)

Figure 5-27. Example Pulse Width Modulation (PWM) Controls

Counter 0 mode: Pulse P	eriod 🔻	Start		
Min. Gate Pulse Width:	0	µsec.	🗌 Input	Pre-inversion
Min. Clock Pulse Width:	0	µsec.	🗌 Gate I	Pre-inversion
Period Counter:	0		🗌 Outpu	t Post-inversion
Positive Count/Period:		Fr	equency:	Hz
Negative Count/Period:				

Figure 5-28. Example Pulse Period Controls

Counter 0 mode: Frequency	▼ Start
Measurement Period:	0 ÷ µsec.
Measured Frequency:	Hz

Figure 5-29. Example Frequency Controls

After setting the configuration for a counter, you can choose *Network* >> *Store Config* to store the settings on the device. Clicking the **Start** button will also write your configuration to the board.

Clicking the **Start** button for a counter will start that counter on the board. After clicked, the **Start** button will turn into a **Stop** button, and the other controls for that counter will become disabled until you click **Stop**.



ReverDNA Explorer		-
Eile Edit Network View		
Host PC Host PC (0] Al-207 (1] SL-508 (2] AO-308 (2] AO-308 (3] CT-601 (4] DIO-403 (5] DIO-402	Model: CT-601 Info: Counter/Timer, 8 counters S/N: 0147486 Mfg. Date: Nov 1, 2015 Cal. Date: Nov 30, 0002 Base Addr.: 0xA0030000 IRQ: 2 ✓ Modifiable Counter 0 mode: Bin Counter	^
	Min. Gate Pulse Width: 1 µsec. Input Pre-inversion Min. Clock Pulse Width: 1 µsec. Gate Pre-inversion Prescaler Value: 33 Output Post-inversi Use External Clock Counter Value: 162356784	on
III 18	Present Value of Coun	t

Figure 5-30. Example of Started Counter

While the board is running, you can choose *Network* >> *Store Config* to retrieve runtime values from the counter, which will display in the read-only text field(s) of the counter control panel.



Chapter 6 Programming CPU Board-specific Functions

6.1 Overview This chapter provides information about programming DNR-X-1G CPU Core modules:

- Memory Map Overview (Section 6.2)
- Startup Sequence (Section 6.3)
- Setting and Reading CPU Core Parameters via Serial Port (Section 6.4)
- **NOTE:** This chapter primarily provides descriptions of DNR-X-1G CPU Core commands that can be issued over a serial terminal. Example code and additional documentation for programming your application, (e.g., getting started guides, API reference, synchronization documentation) are provided with the installation.
- 6.2 Memory Map Overview This section describes the memory map for the DNR-CPU/NIC core modules (DNR-CPU-1000/DNR-CPU-1000-XX).

NOTE: DNR-CPU/NIC board revisions align with product versions. For a list of for DNR-X-1G Series product versions, refer to Section 1.2 on page 3.

Table 6-1 Memory Map for DNR-X-1G CPU (DNR-CPU-1000)

	Start			
Device	Address	End Address	Size	Description
SDRAM	0x0	0x7FFFFFF	128MB	SDRAM_ADDRESS
Exception table	0x0	0x3000	12 kB	Processor address map
CPU card address	0xA00E0000	0xA00EFFFC	64 kB	EXT_SRAM_ADDRESS
Processor	0xE0000000			
RAMBAR				
Module – CS2	0xA000000	0xA00FFFFC	1 MB	EXT_DEV_ADDRESS2
Module – CS3	0xA0100000	0xA01FFFFC	1 MB	EXT_DEV_ADDRESS3
Flash	0xFE000000	0xFF7FFFFF	up to 24 MB	Linux kernel
(Linux kernel)				
Flash (firmware)	0xFF800000	0xFFEFFFFF	up to 7 MB	Firmware
Flash (U-Boot)	0xFFF00000	0xFFF5FFFF	approximately	U-Boot
			320 kB	
Flash	0xFFF60000	0xFFFFFFF	64 kB	Parameters (1 sector)
(parameters)				



Device	Start Address	End Address	Size	Description
SDRAM	0x0	0xFFFFFFF	256MB	SDRAM_ADDRESS
Exception table	0x0	0x3000	12 kB	Processor address map
CPU card address	0xA00E0000	0xA00EFFFC	64 kB	EXT_SRAM_ADDRESS
Processor RAMBAR	0xE0000000			
Module – CS2	0xA000000	0xA00FFFFC	1 MB	EXT_DEV_ADDRESS2
Module – CS3	0xA0100000	0xA01FFFFC	1 MB	EXT_DEV_ADDRESS3
Flash (Linux kernel)	0xFE000000	0xFF7FFFFF	up to 24 MB	Linux kernel
Flash (firmware)	0xFF800000	0xFFEFFFFF	up to 7 MB	Firmware
Flash (U-Boot)	0xFFF00000	0xFFF5FFFF	approximately 320 kB	U-Boot
Flash (parameters)	0xFFF60000	0xFFFFFFFF	64 kB	Parameters (1 sector)

Table 6-2 Memory Map for DNR-X-1G-02 CPU (DNR-CPU-1000-02)

Table 6-3 Memory Map for DNR-X-1G-03 CPU (DNR-CPU-1000-03)

	Start			
Device	Address	End Address	Size	Description
SDRAM	0x0	0xFFFFFFF	256MB	SDRAM_ADDRESS
Exception table	0x0	0x3000	12 kB	Processor address map
CPU card address	0xA00E0000	0xA00EFFFC	64 kB	EXT_SRAM_ADDRESS
Processor RAMBAR	0xE0000000			
Module – CS2	0xA000000	0xA00FFFFC	1 MB	EXT_DEV_ADDRESS2
Module – CS3	0xA0100000	0xA01FFFFC	1 MB	EXT_DEV_ADDRESS3
Flash (Linux kernel & ROM drive)	0xF8000000	0xFF7FFFFF	up to 120 MB	Linux kernel
Flash (firmware)	0xFF800000	0xFFEFFFFF	up to 7 MB	Firmware
Flash (U-Boot)	0xFFF00000	0xFFF5FFFF	approximately 320 kB	U-Boot
Flash (parameters)	0xFFF60000	0xFFFFFFFF	64 kB	Parameters (1 sector)

Two address ranges are notable for host software:



Module Address Space (0xA000000 – 0xA00FFFFC and 0xA0100000 – 0xA01FFFC). The first address range is dedicated for devices located on the CS2 line and it accommodates sixteen modules with 64k memory map each. The second address range is designated for fast devices located in the CS3 line and it accommodates fifteen devices with 16MB memory map each.

6.3 Startup Sequence After reset, the processor reads the boot-up sequence located at the address shown in **Table 6-1**. The U-boot monitor initializes the processor and the address map, retrieves information from the parameter sector of the flash memory and tests system memory and other system resources.

When the DNR-X-1G starts rebooting, you have the option of interrupting the reboot via a serial terminal connection between the DNR-X-1G and a host PC. In the serial terminal window, if you type <Return> as U-Boot starts executing, the U-Boot sequence will be interrupted. The U-Boot monitor aborts loading firmware into memory and brings up the U-Boot command prompt => (to load new firmware, for example).

Otherwise, U-Boot reads the firmware from the flash memory and stores it in RAM. Then, the monitor executes the firmware.

After initializing, U-Boot performs a command list stored in its environment sector under the bootcmd entry. A standard command to launch DNR-X-1G firmware is "go $0 \times ff 800100$ ". U-Boot then gives up control to the firmware code located at 0xFF800100. Firmware self-expands into the DDRAM, initializes the exception table, and starts execution.

6.4 Setting and Reading CPU Core Parameters Reading CPU Core Parameters Reading CPU Core Parameters Reading CPU Core Reading CPU Reading CPU Core Reading CPU Core Reading CPU Core Reading CPU Core Reading CPU Reading CPU Core Reading CPU R

via Serial Port To connect through the serial interface, do the following:

- a. Connect a 9-wire serial extender cable between the DNR-12/6 CPU/ NIC module (male plug connector) and your PC COM1 serial port (female connector). Some cables have female-to-female connectors, so you may have to use a gender-changer.
- b. Set up your terminal to the proper serial port, 57600 bit rate, no parity, eight data bits, and one stop bit.
- **NOTE:** To use the MTTTY executable included with the UEI installation, open mttty.exe in the following directory on Windows machines, and then click **Connect**:

\Program Files(x86)\UEI\PowerDNA\Firmware\mtty.exe

- c. Once a connection to the PowerDNR DNR-X-1G system is established, press <Enter> on the keyboard once. The DNR-X-1G should respond with a "DQ>" prompt (this is firmware prompt). If you see a "=>" prompt, you are still in U-Boot.
- d. Once you see the "DQ>" prompt, you can type "help <Enter>" to receive the list of all available commands.



6.4.1 Help The help command provides a list of available commands: Command

DQ> help

```
help Display this help message
                                        help
    set Set parameter
                                        set option value
  show Show parameters
                                        show
  store Store parameters (flash)
                                        store
   flrd Re-read flash (flash)
                                        flrd
     mw Write wr <addr> <val> [width,b] mw
     mr Read rd <addr> [width,b] [size] mr
  time Show/Set time
                                        time [mm/dd/yyyy] [hh:mm:ss]
  pswd Set password
                                        pswd {user|su}
     ps Show process state #
                                        ps [value]
  test Test something
                                        test [test number]
  simod System Init/Module Cal
                                        simod [routine]
default Default parameters
                                        default
                                        reset [all]
  reset Reset system
dqping Send DQ ECHO to <mac addr>
                                        dqping
  mode Set current mode
                                       mode {init|config|oper|shutdown} [ID]
    log Display log content
                                        log [start [end]] -1 = clear
  logf Find entry in the log
                                        logf marker [start [end]]
    ver Show firmware version
                                        ver [all]
devtbl Show all devices/layers
                                        devtbl [logic|verbose]
netstat Show network statistics
                                        netstat
    pdj Print device object
                                        pdj <devno> cl
     sd SD Card Commands
                                        sd <command> <arguments>
  stat Display status
                                        stat [log]
    nif Display nif object
                                        nif
  clear Clear terminal
                                        clear
```



6.4.2 Show System The show command is one of the most frequently used commands. show provides a list of DNR-X-1G system parameters:

Command

DO> show

```
name: "IOM-12345 "
  model: 3006
  serial: 0162789
  option: 0001
    fwct: 1.2.0.0
     mac: 00:0C:94:02:7B:E5
     srv: 192.168.100.2
      ip: 192.168.100.100 (1Gbit)
 gateway: 192.168.100.1
 netmask: 255.255.255.0
   mac2: 00:0C:94:F2:7B:E5
    srv2: 192.168.100.102
     ip2: 192.168.100.102 (DOWN)
gateway2: 192.168.100.1
netmask2: 255.255.255.0
     udp: 6334
 license: """
bond prm: bonding mode: FFFFFFF
Manufactured 7/27/2016
Calibrated 7/27/2016
```

To change parameters, use the "set" command (type set <Enter> for "set" command syntax).



6.4.3 Set and Store The set command allows you to change DNR-X-1G system parameters and store allows you to save them to system memory (flash).

Typing set <Enter> provides a list of parameter names that can be changed.

```
DQ> set
Enter user password > *******
Valid 'set' options:
        name: <Device name>
       model: <Model id>
      serial: <Serial #>
      option: <Option>
        fwct: <autorun.runtype.portnum.umports>
        mac: <ethernet address port 1>
         srv: <Default IP address port 1>
          ip: <IOM IP address port 1>
     gateway: <gateway IP address port 1>
     netmask: <netmask port 1>
        mac2: <ethernet address port 2>
        srv2: <Default IP address port 2>
         ip2: <diagnostic port IP address>
    gateway2: <diagnostic port gateway IP>
    netmask2: <diagnostic port netmask>
         udp: <udp port (dec)>
     license: license string
    bond prm: license string
```

NOTE: The set command may require a password. The default password for DNR-X-1G systems is "powerdna".

The following are examples of setting DNR-X-1G parameters:

- To set a new Primary IP address (NIC1), type: DQ> set ip 192.168.1.10
- To set a new Secondary Diagnostic Port IP address (NIC2), type: DQ> set ip2 192.168.100.3

Other parameters can be changed the same way. Refer to Section 6.4.3.1 for more information about each of the set parameters.

Once parameters are set, you must store them into non-volatile flash memory:

```
DQ> store
CRC: crc=0xDB097048 flcrc=DB097048
Flash: 1272 bytes of 1272 stored! CRC=0xDB097048
Old=0xC4F8C173
Xflash: 28 bytes CRC=35AA034B
Configuration stored
```

After parameters are stored, reset the firmware.



6.4.3.1 Setting Refer to Table 6-4 for descriptions of DNR-X-1G system parameters that can be read or modified with the set command. Via Serial Interface

Set Parameter < Argument>	Description
name <device name=""></device>	Sets the device name (up to 32 characters)
<model></model>	Device model (factory programmed, do not change)
<serial></serial>	DNR-12/6 serial number (factory programmed, do not change)
<mac mac2="" or=""></mac>	DNR-12/6 MAC Ethernet address (factory programmed, do not change)
fwct <autorun.runtype.portnum.umports></autorun.runtype.portnum.umports>	 Defines the behavior of the U-Boot upon boot-up. The following are valid values for each field. for "autorun": copy firmware to SDRAM memory location and execute from there for "runtype": 2 for the DNR-12/6 for "portnum" and "umports" should be 0 (zero)
srv <host address="" ip=""></host>	Sets the host IP address for connection with the IOM primary port (NIC1). You have to set the host IP address only if raw Ethernet protocol is in use (used in homogenous IOM networks only.) This parameter is ignored when the DNR-12/6 system is used over the UDP protocol or from the host.
ip <iom address="" ip=""></iom>	Specifies the IOM primary IP address (NIC1). This is a critical parameter the user must change to allow the DNR-12/6 system to be visible on the network. The DNR-12/6 responds to every UDP packet containing a DaqBIOS prolog sent to this address. Since the current release does not support DHCP, the user should set up the IP address.
gateway <gateway address="" ip=""></gateway>	Specifies where the DNR-12/6 (NIC1) should send an IP packet if a requested IP packet exists outside of the DNR-12/6 network (defined by the network mask).
netmask <network mask=""></network>	Specifies what type of subnet the DNR-12/6 (NIC1) is connected to. The factory sets netmask to Type C IP network – 254 nodes maximum
srv2 <host address="" ip=""></host>	Sets the host IP address for connection with the IOM diagnostic (secondary) port (NIC2).
ip2 <iom address="" ip=""></iom>	Specifies the IOM diagnostic (secondary) IP address (NIC2).
gateway2 <gateway address="" ip=""></gateway>	Specifies the IOM diagnostic (secondary) gateway (NIC2).
netmask2 <network mask=""></network>	Specifies the IOM diagnostic (secondary) subnet mask (NIC2).



The following is an example of setting the IP address, subnet mask (netmask), and default gateway.

NOTE: More information about changing the IP address and other network settings is provided in "IP Address Overview & Update Procedures" on page 41.

In the following example, let's assume that you want to connect a DNR-12/6 to the dedicated network (secondary NIC adapter in the host PC).

Let's also assume that host IP address on this dedicated network is:

```
IP address: 192.168.100.28
Network mask: 255.255.255.0
Gateway: ignored
DNS: ignored
```

ernet Protocol (TCP/IP) Prop	erties ?
General	
You can get IP settings assigned a this capability. Otherwise, you nee the appropriate IP settings.	automatically if your network supports d to ask your network administrator for
○ <u>O</u> btain an IP address automa	atically
■ Use the following IP address	ğ
<u>I</u> P address:	192 . 168 . 100 . 28
S <u>u</u> bnet mask:	255 . 255 . 255 . 0
Default gateway:	
C Obtain DNS server address	automatically
┌── Use the following DNS serve	er addresses:
Preferred DNS server:	
Alternate DNS server:	
	Ad <u>v</u> anced
	OK Cancel

Figure 6-1. TCP/IP Properties

Set DNR-12/6 system address to any address in the range of 192.168.100.1 through 192.168.100.254 excluding 192.168.100.28 – the host IP address.

For example, type:

DQ> set ip 192.168.100.2

Then:

DQ> store

This sequence of commands stores a new IP address in the flash parameter sector. Then, you have to reset the DNR-12/6 system.



DNR-12/6 systems come from the factory with IP addresses already preset for 192.168.x.x network. The factory IP address can be found on the label located on the back of the DNR-12/6 enclosure along with factory-set MAC address.

After the IP address is set, you can establish communication with the DNR-12/6 system using UEI's PowerDNA Explorer (refer to **Chapter 5** for more information about PowerDNA Explorer).

6.4.4 Reset The reset command performs a physical reset of the CPU and initiates the full startup sequence on the DNR-X-1G system:

```
Command
```

DQ> reset Stopping DaqBIOS

U-Boot 1.1.3 (PowerDNA 8347 3.2.4) (Mar 24 2014 - 12:31:23) MPC83XX

Clock configuration:

<...many U-Boot messages deleted ...>

```
Net: Freescale TSEC0:- PHY is Realtek RTL8212 (1cc912)
PHY is Freescale TSEC0
W:9140 rg:0 Gig-E controller found
W:1140 rg:0 EthController Freescale TSEC0
Hit any key to stop autoboot: 0
## Starting application at 0xFF800100 ...
Welcome to PowerDNA!
PowerDNA (C) UEI, 2001-2017. Running PowerDNA Firmware on MPC8347A
Built on 13:05:16 Aug 23 2017
RAM size:128MB Flash size:32MB
Initialize uC/OS-II (Real-Time Kernel v.280)
CM-4 PPC8347 detected
6 devices detected
```

Address	Irq	Model	Option	Phy/V	irt S/N	Pri D	evN
0xA0000000	2	207	1	phys	0165992	10	0
0xA0010000	2	650	1	phys	0154839	20	1
0xA0020000	0	364	1	phys	0170276	30	2
0xA0030000	2	217	1	phys	0153841	40	3
0xA00C0000	2	20	1	phys	0162268	50	4
0xA00D0000	3	40	1	phys	0162861	60	5
0xA00E0000	3	5	1	cpu	0162789	0	14
Current tir	ne: 1	0:19:54	1 08/30/	2017			

Starting filesystem... (H)
SD card is not present.
Power DNA version 4.10.0 release build 3
Built on 13:05:16 Aug 23 2017
396MHz MPC8347 DCache:32k uC/OS v.280 is running

Enter 'help' for help.

DQ>

6.4.5Password
CommandSome commands (such as mr, mw, set, and store) require entering a user
password. Once the password is entered, these commands become enabled
until firmware reset.

There are two levels of password protection available. The first is user level and the second is super-user level. Super-user level is currently used only for updating firmware over the Ethernet link.

- DQ> pswd user sets up a user level password. First, you'll be asked about your old password and then (if it matches) to enter the new password twice.
- DQ> pswd su sets up super-user level password. First, you'll be asked about old super-user password and then (if it matches) to enter the new super-user password twice.

DNR-12 and DNR-6 systems come with both default passwords set to "powerdna".

Some DaqBIOS commands require clearing up user or super-user password. Use **DqCmdSetPassword()** before calling these functions. The *PowerDNA API Reference Manual* notes which functions are password-protected.

6.4.6 Display Table of Installed Boards & The devtbl command is another of the more frequently used commands. This command displays all I/O boards found and initialized by firmware along with assigned device numbers.

Logic Version Use these device numbers in host software to address the I/O devices.

Command

DQ> devtbl

Address	Irq	Model	Option	Phy/V	irt S/N	Pri D	evN
0xA0000000	2	207	1	phys	0165992	10	0
0xA0010000	2	650	1	phys	0154839	20	1
0xA0020000	0	364	1	phys	0170276	30	2
0xA0030000	2	217	1	phys	0153841	40	3
0xA00C0000	2	20	1	phys	0162268	50	4
0xA00D0000	3	40	1	phys	0162861	60	5
0xA00E0000	3	5	1	cpu	0162789	0	14

The **devtbl** command with the **logic** option added displays the CPU logic version on each installed I/O board:

DQ> devtbl logic Logic information:							
DevN	Mod-opt	Logic	CLI	CLO	LogOption	_	
0	207-001	02.12.21	512	512	10127E0		
1	650-001	02.11.36	1024	0	43000040		
2	364-001	02.11.0A	0	4096	30000A0		
3	217-001	02.11.9F	2048	512	90024E0		
4	020-001	02.0D.09	0	0	101800E		
5	040-001	02.10.C4	0	0	1010081		
14	3006-001	02.12.3E	0	0	30303720		
						_	


The devtbl command with the verbose option added displays detailed information about each installed I/O board:

DO> devtbl verbose Logic capabilities: Device:0 model:207-001 - Sample counters are available - Logic compiled for CYCLONE family - 16.5MHz serial isolation interface speed based on 66MHz system clock - 2-wire interface is used - Includes NIS-->IS serializer - Includes IS-->NIS deserializer - PWM output enabled for the TMR0/TMR1 timers in SYNC module - Standard input channel list implementation used - Standard output channel list implementation used Device:1 model:650-001 - Sample counters are available - Standard input channel list implementation used Device:2 model:364-001 - Sample counters are available - PWM output enabled for the TMR0/TMR1 timers in SYNC module - Standard output channel list implementation used Device:3 model:217-001 - Sample counters are available - 16.5MHz serial isolation interface speed based on 66MHz system clock - 2-wire interface is used - PWM output enabled for the TMR0/TMR1 timers in SYNC module - Standard input channel list implementation used - Standard output channel list implementation used Device:4 model:020-001 - Sample counters are available - Logic compiled for CYCLONE family - IS-->NIS selector is disabled in cli sync module - Disabled triggering in cli sync module - Disabled NIS-->IS selector in cli sync module - Disabled SYNC lines part in cli sync module Device:5 model:040-001 - Sample counters are available - Logic compiled for CYCLONE family - PWM output enabled for the TMR0/TMR1 timers in SYNC module - 8-bit output test port is unavailable

DQ>



6.4.7 Display Power Diagnostics Command Typing simod 5 at the serial prompt displays diagnostic information about the DNR-X-1G Power and CPU boards. This diagnostic information includes actual voltage readings on each of the 2.5V, 24V, 1.2V, 3.3V, and 1.5V supplies, as well as actual temperature and current measurements.

```
DO> simod 5
DNR PWR layer diagnostics
   2.5DNR= 2.523*
                    2.5NIC= 2.511*
                                      3.3DNR= 3.322*
                                                       3.3NIC= 3.312*
    24DNR=24.078*
                     24NIC=24.164*
                                        Vin=22.717*
                                                       1.5DNR= 1.580*
   1.2DNR= 1.294*
                      Vfan= 8.869*
                                         Iin= 1.151*
                                                        Temp1=29.766*
    Temp2=25.063*
DNR PWR 1G layer diagnostics
   2.5DNx= 2.517*
                      GND1= 0.000*
   3.3DNx= 3.315*
                     U-Cap= 0.022*
    24DNx=24.249*
                       Vin=23.896*
   1.5DNx= 1.574*
                    1.2DNx= 1.273*
```

```
VfanX= 0.022! Iin= 0.210*
I 3.3= 0.752* I 1.5= 0.008!
Temp1=31.998* Temp2=31.996*
Unit logged 1146.0 hours
```

DQ>

Note that readings displayed under "DNR_PWR layer diagnostics" show diagnostics for the DNR-POWER-DC Module (refer to Section 2.6 on page 17 for more information about this board).

Readings displayed under "DNR_PWR_1G layer diagnostics" show diagnostics for the DNR-CPU/NIC Module (refer to Section 2.7 on page 21 for more information).



6.4.8 Memory Test/ Typing simod 7 performs a memory test on the DNR-X-1G CPU address Memory Clear space.

Command The test writes standard memory test bit patterns to each memory location and then reads each location back and verifies. At the end, it reports any bit mismatches.

Note that this memory test writes over any content in that memory space; therefore, it can be used to clear memory, as needed.

```
DQ> simod 7
Memory test/clear
Clear memory and reboot? y/[n]>n
CPU layer memory test
Start addr=0x00200000 End addr=0x07FFFFFC (125MB)
Total errors: 0
DQ>
```

Typing "y" after "Clear memory and reboot? y/[n]>" causes the chassis to automatically reboot.

```
DQ> simod 7
Memory test/clear
Clear memory and reboot? y/[n]>y
CPU layer memory test
Start addr=0x00200000 End addr=0x07FFFFFC (125MB)
ADDR: 0x04C00000 (76MB) errors=0
```

<...memory test completes and then system reboots...>

 6.4.9 Monitor CPU and Pbuf
 Usage Command
 Entering simod 15 at the serial command prompt causes the CPU and packet buffer load to continuously print to the serial console.
 simod 15 can be used to monitor the DNR-X-1G serial port while your application is sending and receiving control words and data over Ethernet.

```
DQ> simod 15

Printing statistics

+cpu:1 pbuf:avail:576 used:20 max:20 err:0

+cpu:12 pbuf:avail:576 used:20 max:20 err:0

+cpu:8 pbuf:avail:576 used:20 max:20 err:0
```



6.4.10 Clock and Watchdog Access Command The time command shows and sets up the date and time on the DNR-X-1G system: DQ> time Current time: 14:56:17 09/01/2017

To set up time of the time of day, enter:

DQ> time 17:40:00

To set up date, enter:

DQ> time 11/03/2017

Date and time are stored in the battery-backed real-time clock chip.



Appendix A

Network Interface Card Configuration

 A.1 Configuring a Second Ethernet Card Under Windows 7
 A. Set Up Your Ethernet Network Interface Card (NIC). If you already have an Ethernet card installed, skip ahead to the next section, "Configure TCP/IPv4".

If you have just added an Ethernet card, to install it, do the following:

- STEP 1: From the Start menu, and select Control Panel.
- **STEP 2:** Under *Printers and Other Hardware*, click *Add a device* and follow the on-screen instructions.
 - **NOTE:** We recommend that you allow Windows to search for and install your Ethernet card automatically. If Windows does not find your Ethernet card, you will need to install it manually by following the manufacturer's instructions.

Once your Ethernet card has been installed, continue to the next section.

B. Configure TCP/IPv4.

- STEP 1: From the Start menu, select Control Panel.
- STEP 2: In the Control Panel window, click Network and Internet.
- STEP 3: In the Network and Internet window, click Network and Sharing Center.
- **STEP 4:** In the left sidebar of the Network and Sharing Center window, click *Change adapter settings*.
- **STEP 5:** Double-click the icon for the network interface you are connecting as your second NIC. This is typically under a *Local Area Connection* heading.



IPv4 Connectivity: IPv6 Connectivity: Media State:	Internet No Internet access		
IPv6 Connectivity: Media State:	No Internet access		
Media State:	 Enabled 	Internet access	
	2 Elidbled		
Duration:	01:01:58		
Speed:	100.0 Mbps		
Activity			
Sent —	Received		
Bytes: 40,433,753	77,827,311		

STEP 6: In the Local Area Connection Status window, click **Properties**:

STEP 7: In the Local Area Connection Properties window, verify the Networking tab is selected, and double-click *Internet Protocol Version 4 (TCP/IPv4)*.

N	Networking Sharing	
	Connect using:	
	ASIX AX88179 USB 3.0 to Gigabit Ether	rnet Adapter
	·	Configure
	This connection uses the following items:	
•	 Client for Microsoft Networks QoS Packet Scheduler File and Printer Sharing for Microsoft N Internet Protocol Version 6 (TCP/IPv6) Internet Protocol Version 4 (TCP/IPv4) Link-Layer Topology Discovery Resp 	letworks per I/O Driver onder
		Properties

STEP 8: If Internet Protocol (TCP/IPv4) is not listed, click **Install** and follow directions on the screen.



•

STEP 9: Click the Use the following IP address button (see Figure below). Note any addresses listed in the IP Address, Subnet Mask, Default Gateway, Preferred DNS Server or Alternate DNS Server fields. You may want to re-enter them later to reconfigure your PC, if needed.

Gen	eral				
Yo su ad	u can get IP settings assigne pports this capability. Otherv Iministrator for the appropria	d automatically i vise, you need to te IP settings.	f your i ask yo	network ur netwo	rk
	Obtain an IP address auto	omatically			
-	 Obtain an IP address auto Use the following IP address 	omatically ess			
-	 Obtain an IP address auto Use the following IP address: 	omatically ess	4	140	
-	C Obtain an IP address auto Use the following IP address: Bubnet mask:	ess	•		

In the *IP* address field, type the IP address for the host PC NIC port (e.g., 192.168.100.1).

In the Subnet mask field, type 255.255.255.0.

Leave the Default Gateway field blank.

- NOTE: In the above example, setting the host PC NIC address to 192.168.100.1 with a subnet mask of 255.255.255.0 allows the host PC to communicate with components having IP addresses from 192.168.100.2 through 192.168.100.254 via that NIC port. All UEI cubes and racks on this network will need to have IP addresses unique and in that range. (The default IP address of the UEI RACKtangle / HalfRACK is 192.168.100.2.)
- **STEP 10:** Select Use the following DNS server addresses and verify the Preferred DNS server fields and the Alternate DNS server fields are blank.





ternet Protocol Version 4 (TCP/IPv4) Properties					
You can get IP settings assigned automatically if your network supports this capability. Otherwise, you need to ask your network administrator for the appropriate IP settings.					
Obtain an IP address automatically					
Use the following IP address					
IP address:	192.168.100.1				
Subnet mask:	255.255.255.0				
Default gateway:					
C Obtain DNC corver address autor	natically				
Obtain DNS server address address	tresses				
Preferred DNS server:	· · ·				
Alternate DNS server:	· · ·				
Validate settings upon exit Advanced					
	OK Cancel				

STEP 11: Click **OK** in the *TCP/IPv4 Properties* window (see figure below).

- **STEP 12:** Click **OK** in the *Local Area Connection 2 Properties* window, and click **Close** in the *Local Area Status* window.
- STEP 13: Close the Control Panel window.



For instructions on setting the IP address, subnet mask, and default gateway on a UEI chassis, refer to "IP Address Overview & Update Procedures" on page 41.



Appendix B

Field Replacement of Fuses on DNA and DNR Boards

Some boards used in UEI DAQ I/O systems require field replacement of fuses when unexpected overloads occur. Locations of these fuses are shown in **Figure B-1** through **Figure B-3**. Part numbers for the replacement fuses are listed **Table B-1**.

UEI Fuse ID (Board)	Rating	UEI Part No.	Description	Mfr.	Mfr P/N
F1	5A	925-5125	FUSE 5A 125V SLO SMD SILVER T/R	Littlefuse	0454005.MR
F2	5A	925-5125	FUSE 5A 125V SLO SMD SILVER T/R	Littlefuse	0454005.MR
F3 (DC)	5A	925-5125	FUSE 5A 125V SLO SMD SILVER T/R	Littlefuse	0454005.MR
F3 (1GB)	10A	925-1125	FUSE 10A 125V FAST NAN02 SMD	Littlefuse	0451010.MRL
F4	5A	925-5125	FUSE 5A 125V SLO SMD SILVER T/R	Littlefuse	0454005.MR

Table B-1 DNA/DNR Replacement Fuses









Figure B-2. Location of Fuses for DNR-POWER-DC Board



Figure B-3. Location of Fuses for DNR-POWER-1GB Board



Index

Symbols

"Show" Command 40

A

Air Flow 6, 7, 13

B

Boot-up 39

С

Clock and Watchdog Access 104 Configuring a Second Ethernet Card Under XP 105 Conventions 2 Current Firmware Version HalfRACK 51 RACKtangle 51

D

Default IP Address 41 DHCP 45 DNR Core Module Device Architecture 22 DNR-12 Enclosure 8, 29 DNR-6 Enclosure 29 DNR-6 Overview 25

Ε

Erase firmware HalfRACK 54 RACKtangle 54

F

Features 7 Field Connections 56 Fuse Replacement 109

G

Gateway Mask 42

I

Improving Network Performance 44 Installing Software 37

Μ

Modifying I/O layers 59 Modifying the IP Address 41 Mounting 56 MTTTY Screen 40

Ν

Network Mask 42

0

Organization of Manual 1, 3, 25

Ρ

PowerDNA Explorer Analog Input Layer Settings 87 Analog Output Layer Settings 86 Counter/Timer Layer Settings 88 **Device Tree 78 DIO Layer Settings 83** File Menu 72 Help 77 Layer Settings 81 Main Window 72 Menu Bar 72 Network Menu 73 Settings Panel 80 Toolbar 78 View Menu 76 Programming Layer Functions 91

R

Repairs 59 Reset Button 54 ROM image DNA-PPCx-1G/RACK 50

S

Self-Diagnostics 39 Setting Parameters Via Serial Interface 97 Setup for Installation 37 Software Install -- Linux 38 Specifications 6, 27 Startup Sequence 93 Support email support@ueidaq.com ii Support FTP Site ftp //ftp.ueidaq.com ii Support Web Site www.ueidaq.com ii System Front Panel Layout 39

Т

Terminal Emulation Program 39, 43, 47

U

u_boot 54 Update via PowerDNA Explorer

© Copyright 2018 United Electronic Industries, Inc www.ueidaq.com 508.921.4600 HalfRACK 52 RACKtangle 52 Update via Serial Interface HalfRACK 54 RACKtangle 54 updating 51 Updating Firmware 50 Upgrades 59

W

Windows Registry 38