DNA/DNR-CT-601

High Speed Counter/Timer Board

- DNA-CT-601 for use with "Cube" data acquisition & logging chassis
- DNR-CT-601 for use with RACKtangle™ I/O chassis
- 8 independent 32-bit counter/timer units;
- 8 Counting modes
- 32-bit prescaler per channel;
- Internal (66 MHz) or external (max 16.5 MHz) timebases
- 256 x 32-bit Input FIFO and 256 x 32-bit Output FIFO on each counter
- Debouncing/glitch removal on external clock and gate inputs



Supports **UEIDaq Framework** Data Acquisition Software Library for Windows. Linux and QNX drivers available. Visit our website for more details.

General Description

The DNA-CT-601 and DNR-CT-601 are general-purpose counter/timer interfaces for UEI's "Cube" and RACKtangle I/O chassis respectively. The DNA/DNR versions are electrically identical and provide eight independent 32-bit channels, each one having overvoltage protection and optoisolation. They perform up/down counting in a number of flexible modes using values from a Load Register and two Compare Registers. They can act as an event counter, perform width/period measurements and run in quadrature-encode mode where the user sets the direction of the counting. For output modes, the layer offers 1-shot and Universal PWM operation. It also provides edge detection on the Clockln and Gate pins. Each counter/timer supplies 16 possible interrupts on events such as operation complete, counter value within predefined

limits, input/gate rising/falling edge, or FIFO status. The DNA-CT-601 provides the following 8 counting modes which will accommodate most data acquisition and data logging requirements:


Timer

10-Year

Guarantee

- · PWM generator
- Continuously updated PWM generator (buffered)
- Bin counter (number of pulses in specified time interval)
- · Pulse width
- Pulse period (2³² periods max)
- Quadrature encoder
- · Timebase operation

Block Diagram



Notes:

- 1. Any Counter may be connected to either 66 MHz internal clock or to 16.5 MHz (max) external input clock.
- 2. Output clock of CT0 and CT1 may be connected to any interlayer sync bus.

Technical Specifications:

Number of counter/timer units	8
Resolution	32 bits
Prescaler (per channel)	1 (32 bits)
Maximum frequency	16.5 MHz for external input clock; 66 MHz for internal input clock; 33 MHz for outputs
Minimum frequency	no low limits
Internal 66 MHz time base (from backplane clock signal)	Initial accuracy: ±10 ppm Temp drift: ±15 ppm over full temp range Time drift: ±5 ppm year one, then lower
On-board FIFOs, per counter	Input: 256 x 32; Output: 256 x 32
Minimum pulse width	15.15 nsec
Minimum period	30.30 nsec
Pulse-width/period accuracy	2 internal clock cycles (30 nsec) on one or multiple periods
Debouncer circuit size	32 bits (on GATE and CLKIN)
Compare registers per counter	2
External gates per counter	1, programmable polarity
External triggers per counter	1 (shared with Gate), edge sensitive, programmable polarity
Protection	7 kV ESD, 350V isolation
Input High / Low voltage	2.0-5.0V / 0.0-0.8V
Output High / Low voltage	>2.0 V / <0.8V @ ±12 mA
Power consumption	2W
Operating range	Tested -40 to +85 °C
Humidity range	0 - 95%, noncondensing
Vibration IEC 60068-2-6 IEC 60068-2-64 Shock IEC 60068-2-27	5 g, 10-500 Hz, sinusoidal 5 g (rms), 10-500 Hz, broad-band random 50 q, 3 ms half sine, 18 shocks @ 6 orientations
SHOCK IEC 00000-2-27	30 g, 11 ms half sine, 18 shocks @ 6 orientations
MTBF	350,000 hours

Connection Options:

	Cable	Terminal Panel	Description
	DNA-CBL-37	DNA-STP-37	DNA-CBL-37 3 foot ribbon cable connects directly to the DNA-STP-37 Screw Terminal Panel.
	DNA-CBL-37S	DNA-STP-37	DNA-CBL-37S 3 foot shielded cable connects directly to the DNA-STP-37 Screw Terminal Panel.

Pinout Diagram:

DB-37 (female) connector

