United Electronic Industries

The High-Performance Alternative

# DNA/DNR-DIO-416 Solenoid Drive Output Layer User Manual

**8-Channel, 500 mA, Solenoid/Inductive Load Drive Output Layer**

## Release 1.4

**July 2009 Edition**

**PN Man-DNx-DIO-416-0709**

## Contacting United Electronic Industries

## Mailing Address:

27 Renmar Avenue
Walpole, MA 02081
U.S.A.

For a list of our distributors and partners in the US and around the world, please see
http://www.ueidaq.com/partners/

## Support:

Telephone: (508) 921-4600
Fax: (508) 668-2350

Also see the FAQs and online “Live Help” feature on our web site.

## Internet Support:

Support: support@ueidaq.com
Web-Site: www.ueidaq.com
FTP Site: ftp://ftp.ueidaq.com

## Product Disclaimer:

**WARNING!**

***DO NOT USE PRODUCTS SOLD BY UNITED ELECTRONIC INDUSTRIES, INC. AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.***

Products sold by United Electronic Industries, Inc. are not authorized for use as critical components in life support devices or systems. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Any attempt to purchase any United Electronic Industries, Inc. product for that purpose is null and void and United Electronic Industries Inc. accepts no liability whatsoever in contract, tort, or otherwise whether or not resulting from our or our employees' negligence or failure to detect an improper purchase.

# Table of Contents

# Table of Figures

# Chapter 1 Introduction

This document outlines the feature set and use of the DNx-DIO-416 digital output layer when used with the PowerDNA I/O Cube.

## 1.1 Organization of this Manual

This PowerDNA DNx-DIO-416 User Manual is organized as follows:

- **Introduction**
  This chapter provides an overview of PowerDNA DNx-DIO-416 Solenoid/Inductive Load Drive Output board features, accessories, and what you need to get started.
- **The DIO-416 Layer**
  This chapter provides an overview of the device architecture, connectivity, and logic of the DNx-DIO-416 layer**.**
- **Programming with the High-Level API**
  This chapter provides a general description of the how to create a session, configure the session for solenoid drive/output, and format relevant data.
- **Programming with the Low-Level API**
  This chapter describes Low-level API commands for configuring and using the DNx-DIO-416 layer and contains an example of code written for a typical application.
- **Appendix – Accessories**
  This appendix describes the accessories available for use with the DNx-DIO-416 layer.
- **Index**
  This is an alphabetical listing of the topics covered in this manual.

## Manual Conventions

To help you get the most out of this manual and our products, please note that we use the following conventions:

***Tips are designed to highlight quick ways to get the job done, or reveal good ideas you might not discover on your own.***

**NOTE:** Notes alert you to important information.


***CAUTION!*** *advises you of precautions to take to avoid injury, data loss, and damage to your boards or a system crash.*

Text formatted in **bold** typeface generally represents text you should be entered verbatim. For instance, it can represent a command, as in the following example: “You can instruct users how to run setup using a command such as **setup.exe**.”


***Before plugging any I/O connector into the Cube or Layer, be sure to remove power from all field wiring. Failure to do so may cause severe damage to the equipment.***

## 1.2 The DIO-416 Layer

The DNx-DIO-416 is an 8-channel Digital Output Layer designed for driving solenoids, motors, or other inductive loads attached to a PowerDNA Cube. The board is available in two versions, the DNA-DIO-416 for mounting in UEI Cube products, and DNR-DIO-416, for insertion into UEI RACKtangle and HalfRACK chassis.

The DNx-DIO-416 has 8 digital outputs controlled by field-effect transistors (FETs) that can be configured to provide output control for 8 channels (total) on both high and low sides of the load, or 8 channels total on just the high or low sides. The board has redundant support FETs on every channel and also provides overvoltage (kickback) and overcurrent protection on every channel. Output current monitors (0.5% accuracy) can be configured to trigger automatic shutdown on overload, detect short/open output circuits, and to confirm the state of every channel. The maximum current drive is 500 mA per channel. You can set the current and duration of an overload (as short as 10 mS) required to shut down each channel. The DNx-DIO-416 layer requires an external 10-55V power source.

The technical specifications for the DIO-416 layer are listed in **Table 1-1**.

***Table 1-1. DNx-DIO-416 Technical Specifications***

| | |
|---|---|
| Number of channels | 8 digital outputs (8 high/low pairs or 8 total high- and/or low-side channels) |
| Drive Capacity | 500mA per channel continuous max; 1A per channel max peak (1 sec max) |
| Output Rate | 125Hz per channel max |
| Output Protection | ±90V peak; 2kV ESD |
| Circuit Breaker: | |
| Current limit | 50mA - 1A (user-programmable) |
| Closing time | 200-500ms (autorestart) |
| Current Monitor: | |
| Resolution | 24-bit ADC |
| ADC Speed | 0.6 to 293 Hz |
| Sense Resitor | 0.025Ω |
| Over-current Limit | 0-2A |
| Under-current Limit | 0-2A |
| Accuracy | 0.5% of full scale |
| Noise | < 1mA |
| Interrupts (maskable) | 2 per channel (over/under-current) |
| Limit Override | programmable per channel |
| Power Requirements (VCC) | 10-55V external source |
| Power Consumption | 1.5W no load, 3.5W at max load |
| Isolation | 350Vrms |
| Physical Dimensions | 3.875" x 3.875" (98 x 98 mm) |
| Operating Temp. Range | Tested -40 to 85°C |
| Operating Humidity | 90%, non-condensing |

**Figure 1-1** is a photo of the DNA-DIO-416 version of the DNx-DIO-416 Layer. The DNR version is functionally identical except that it is designed for insertion into a UEI rack-type backplane and chassis




***Figure 1-1. A DNA-DIO-416 Digital I/O Layer***

## 1.3 Features

The main features of the PowerDNx DNA-DIO-416 Solenoid Drive Output Layer are:

- 8 digital outputs (total) configured either as high-low pairs or high-side and/or low-side channels
- 500 mA per channel maximum current drive
- 125 Hz per channel maximum output rate
- Ideal for driving solenoids, motors, or other inductive loads
- FET transistors for high- and low-side outputs
- Inductive load kickback protection on every high-low channel pair
- Resettable overload circuit breaker function on every channel
- Output current monitoring (0.5% accuracy, 24-bit resolution) for short/open circuit and output state detection
- Requires external 10-55V power source (1.5W no load, 4.5W max load)
- “Power Good” monitor – indicates VCC >= 10V
- Programmable enable DC/DC control (emergency shutoff)
- Redundancy support diodes on every channel
- Over- and under-current monitoring with programmable delay FET circuit breaking on every channel
- Auto-enable option, selectable per channel, attempts to restore disabled channel
- Interrupt on over- and under-current conditions
- Current monitoring user-programmable from 50mA - 2A
- Default limit is 1000 mA, default disconnect time is 10-15mS
- Layer survives output circuit shorts with impedances of 3 ohms or more
- SYNC interface support
- Clock output/trigger input provided
- Guaranteed output OFF state on initial power-up, external power OFF, internal power OFF, and overload detected

## 1.4 Device Architecture

The DNx-DIO-416 Layer has 8 digital outputs (8-high/low channels configured as current sources). There are two sigma-delta ADCs, one for high-side circuits, and one for low-side circuits, that run independently. A block diagram of the board is shown in **Figure 1-2**.




***Figure 1-2. DNx-DIO-416 Device Architecture***

Note that the I/O part of the layer is isolated from the logic interface by isolation transformers and that overload protection is provided on all inputs and outputs.

## 1.5 Layer Connectors and Wiring

The pinout of the DB-37 37-pin female connector for the DNx-DIO-416 Layer board is shown in **Figure 1-3**.

DB-37 (female)
**37-pin connector:**

| | | | |
|---|---|---|---|
| **VCC** | 37 | 19 | **VCC** |
| DGND | 36 | 18 | **VCC** |
| **VCC** | 35 | 17 | DGND |
| **VCC** | 34 | 16 | **VCC** |
| **VCC** | 33 | 15 | DGND |
| **VCC** | 32 | 14 | **VCC** |
| RESERVED | 31 | 13 | DGND |
| DOUT15 | 30 | 12 | RESERVED |
| DOUT14 | 29 | 11 | DGND |
| DOUT12 | 28 | 10 | DOUT13 |
| DOUT11 | 27 | 9 | DGND |
| DOUT9 | 26 | 8 | DOUT10 |
| DOUT8 | 25 | 7 | DGND |
| DOUT6 | 24 | 6 | DOUT7 |
| DOUT5 | 23 | 5 | DGND |
| DOUT3 | 22 | 4 | DOUT4 |
| DOUT2 | 21 | 3 | DGND |
| DOUT0 | 20 | 2 | DOUT1 |
| | | 1 | DGND |

**High−Side:** DOUT**0**, DOUT**2**, DOUT**4**, DOUT**6**, DOUT**8**, DOUT**10**, DOUT**12**, DOUT**14**

**Low−Side:** DOUT**1**, DOUT**3**, DOUT**5**, DOUT**7**, DOUT**9**, DOUT**11**, DOUT**13**, DOUT**15**

**Note:** Connect external power source to **VCC** pins. All VCC and **DGND** pins should be used to supply external power.




**Note:** See CAUTION below about valid channel pair connections.

***Figure 1-3. DB-37 I/O Connector Pinout***

For software compatibility with other UEI DIO products, the 8 output pairs of the DIO-416 are numbered from DOut0 through DOut15. This software model gives independent control to the high and low sides of each of the 8 digital drive channels.

Also note the location of the nine VCC pins. Power must be supplied to the layer by connecting an external 10-55V power source directly to the VCC pins or indirectly through the VCC pins on a DNA-STP-37 terminal panel connected to the 37-pin I/O connector on the board.

When power is provided to the layer, the RDY LED on the PowerDNA Cube turns on. When no power is supplied, the RDY LED is off, and the DNx-DIO-416 layer cannot operate.


***The only valid channel pairs are Channels 0 and 1, 2 and 3, 4 and 5, 6 and 7, 8 and 9, 10 and 11, 12 and 13, 14 and 15. Use of any other channel pair connections may cause severe damage to the equipment because kickback protection diodes will not be present. Also note that when high-side and/or low-side circuits are used, the total number of channels cannot exceed 8.***


***Before plugging any I/O connector into the Cube or Layer, be sure to remove power from all field wiring. Failure to do so may cause severe damage to the equipment.***

***The board does not have reverse polarity protection because of space constraints. To prevent damage, use extreme caution in connecting power to the layer.***




***Figure 1-4. Physical Layout of DNA-DIO-416 Layer Board***

**1.5.0.1 Jumper Settings**

A diagram of the jumper block is shown in **Figure 1-5**. To set the layer position jumpers, place jumpers as shown in **Figure 1-5**.

**NOTE:** Since all layers are assembled in Cubes before shipment to a customer, you should never have to change a jumper setting unless you change a layer from one position to another in the field.

| | | Layer's Position as marked on the Faceplate* | | | | | |
|---|---|---|---|---|---|---|---|
| | | I/O 1 | I/O 2 | I/O 3 | I/O 4 | I/O 5 | I/O 6 |
| Jx Pins | 9-10 | ●● | ○○ | ●● | ○○ | ●● | ○○ |
| | 11-12 | ●● | ●● | ○○ | ○○ | ●● | ●● |
| | 13-14 | ●● | ●● | ●● | ●● | ○○ | ○○ |
| | 15-16 | ●● | ●● | ●● | ●● | ●● | ●● |

* *All I/O Layers are sequentially enumerated from top to the bottom of the Cube*

○○ - **Open** ●● - **Closed**

***Figure 1-5. Diagram of DNA-DIO-416 Layer Position Jumper Settings***

## 1.6 Output Circuits

Each output circuit is built as shown in **Figure 1-6**.




***Figure 1-6 Typical Output Circuit Diagram – High-Low Pair***

Because of inherent imbalances in components in the circuit of **Figure 1-6**, a small current is always flowing from VCC to ground through the 0.025 ohm sense resistors. This produces a voltage that is monitored by the two current sensing ADCs. If the current falls below a programmed minimum, this indicates a possible fault such as an open circuit. An interrupt is then enabled.

Similarly, an overcurrent in the ON state indicates a short or overload condition, which generates an interrupt and can cause the circuit to be shut down, if so configured.

**Figure 1-7** shows a typical High-Side output circuit. Its function is similar to that of **Figure 1-6**, except that it only uses the high-side FET. **Figure 1-7** shows a typical Low-Side output circuit, using only the low-side FET.




***Figure 1-7. Typical Output Circuit Diagram – High-Side***




***Figure 1-8 Typical Output Circuit Diagram – Low-Side***

## 1.7 Configuring the Circuit Breaker Function

Referring to the circuit of **Figure 1-6**, the voltages from both high and low side current sensing resistors are fed to the two ADCs. The ADC outputs are then processed in the logic to perform a virtual circuit breaker function. The outputs are first compared to preset limits. If they exceed the limits, the FETs are turned OFF and the output circuit is shut down. Depending on how the channel is configured, the shutdown may either be immediate or delayed by a programmable time or by a cumulative number of detected faults.

The circuit breaker function can also be configured for either User Re-enable (default) or for Auto Re-enable. The user-re-enable mode requires a write operation to re-enable output on the disabled channel. The auto-re-enable mode attempts to restore the channel after a 1 second (default) delay. If an overcurrent is detected on restart, the channel is disabled again and the re-enable attempt is repeated. The re-enable time interval is user programmable.

## 1.8 Configuring ADC Conversion Speed

The speed and resolution of the ADC are user-programmable in the range from 0.6 to 293 Hz. Refer to the section marked “optional” in the code example in Chapter 3, **page 15**, for more detail on setting ADC speed and resolution.

The default value for the ADC speed is 110 Hz, which corresponds to 13 Hz per channel because of overhead. Slower speed produces more accurate results but increases circuit breaker disconnect time, as shown in the table below.

| | | | | Circuit minimum breaker reaction, ms | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|
| Nominal ADC speed,Hz | Measured channel-channel delay, uS | Actual aggregate speed, Hz | Per channel rate, Hz | Immediate decision | 2 consecutive samples | 3 consecutive samples | 4 consecutive samples | Measured noise, LSB, p-p | Measured noise, uV Vin | Measured noise, mA Ain |
| **3520** | **634** | **1577.29** | **197.16** | 5.07 | **10.14** | 15.22 | 20.29 | **3857** | **22.98951** | **5.481127** |
| 1760 | 912 | 1096.49 | 137.06 | 7.30 | 14.59 | 21.89 | 29.18 | 3584 | 21.3623 | 5.09317 |
| 880 | 1470 | 680.27 | 85.03 | 11.76 | 23.52 | 35.28 | 47.04 | 2560 | 15.25879 | 3.637979 |
| 440 | 2600 | 384.62 | 48.08 | 20.80 | 41.60 | 62.40 | 83.20 | 2048 | 12.20703 | 2.910383 |
| 220 | 4860 | 205.76 | 25.72 | 38.88 | 77.76 | 116.64 | 155.52 | 896 | 5.340576 | 1.273293 |
| 110 | 9400 | 106.38 | 13.30 | 75.20 | 150.40 | 225.60 | 300.80 | 768 | 4.577637 | 1.091394 |
| 55 | 18300 | 54.64 | 6.83 | 146.40 | 292.80 | 439.20 | 585.60 | 592 | 3.528595 | 0.841283 |
| 27.5 | 36600 | 27.32 | 3.42 | 292.80 | 585.60 | 878.40 | 1171.20 | 544 | 3.242493 | 0.77307 |
| 13.75 | 72000 | 13.89 | 1.74 | 576.00 | 1152.00 | 1728.00 | 2304.00 | 256 | 1.525879 | 0.363798 |
| 6.875 | 148000 | 6.76 | 0.84 | 1184.00 | 2368.00 | 3552.00 | 4736.00 | 200 | 1.192093 | 0.284217 |

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| Vln full scale,mV | | 50 | | Shunt resistor, Ohm | | 0.025 | |
| LSB, full scale | | 8388608 | | Full scale current, uA | | 2000000 | Note: typical reaction of the circuit breaker is |
| | | | | | | | ~ 50% longer then minimal |
| mV/LSB | | 5.96046E-06 | | uA/LSB | | 0.23841858 | Maximum reaction time is 2x minimal |
| uV/LSB | | 0.005960464 | | | | | |
| nV/LSB | | 5.960464478 | | | | | |

## 1.9 Redundancy

Increased system reliability is ensured by using the High-Low Side Pair circuit for a given channel as illustrated in **Figure 1-6**. As shown in the figure, a malfunction in one of the FETs or side circuits will not prevent the other FET from disabling the circuit when needed. The current sensing in the good side still functions and the circuit breaker function will still operate safely.

Note that this feature is not valid when High-Side only (**Figure 1-7**) or Low-Side (**Figure 1-8**) only circuits are configured.

# Chapter 2 Programming with the High Level API

This section describes how to control the PowerDNA DIO-416 using the UeiDaq Framework High Level API.

UeiDaq Framework is object oriented and its objects can be manipulated in the same manner from different development environments such as Visual C++, Visual Basic or LabVIEW.

The following section focuses on the C++ API, but the concept is the same no matter what programming language you use.

Please refer to the “UeiDaq Framework User Manual” for more information on use of other programming languages.

## 2.1 Creating a Session

The Session object controls all operations on your PowerDNA device. Therefore, the first task is to create a session object:

```
CUeiSession session;
```

### 2.1.1 Configuring the Resource String

UeiDaq Framework uses resource strings to select which device, subsystem and channels to use within a session. The resource string syntax is similar to a web URL:

```
<device class>://<IP address>/<Device Id>/<Subsystem><Channel list>
```

For PowerDNA, the device class is **pdna**.

For example, the following resource string selects digital output channels 0,1,2,3 on device 1 at IP address 192.168.100.2: "pdna://192.168.100.2/Dev1/Do0:3"

**NOTE:** In Framework, a digital channel corresponds to a physical port on the device. You cannot configure a session only to access a subset of lines within a digital port.

**NOTE:** Sessions are unidirectional. If your device has both input and output ports or has bidirectional ports, you need to configure two sessions: one for input and one for output.

The DIO-416 is known as an intelligent digital output device. It can monitor the current flowing through each of its digital lines and open or close a line when the current goes above or below specified current limits.

When an over or under current condition occurs, you can configure the device to attempt to close the connection after a programmed delay.

The following call configures the digital output port of a DIO-416 set as device 1:

```
// Configure session to write to port 0 on device 1
session.CreateDOProtecdtedChannel("pdna://192.168.100.2/Dev1/Do0",
                                  -0.01,
                                   0.01,
                                   200.0,
                                   false,
                                   50.0);
```

It configures the following parameters:

- **Under-current limit:** when the current goes below this limit, the line opens.
- **Over-current limit:** when the current goes above this limit, the line opens.
- **Current sampling rate:** the rate at which the DIO-416 monitors current. This rate has a direct influence on how fast the DIO-416 reacts to an under or over-current condition.
- **The retry status:** specifies whether the DIO-416 attempts to close the circuit after an over or under current condition.
- **The retry rate:** specifies how often the DIO-416 attempts to close the circuit.

### 2.1.2 Configuring the Timing

You can configure the DNA-DIO-416 to run in simple mode (point by point) only. Use of ACB mode is not currently supported

In simple mode, the delay between samples is determined by software on the host computer.

The following sample shows how to configure the simple mode. Please refer to the “UeiDaq Framework User’s Manual” to learn how to use the other timing modes.

```
session.ConfigureTimingForSimpleIO();
```

### 2.1.3 Writing Data to the Output Port

Writing data is done using a writer object. The following sample shows how to create a writer object and write data.

```
// Create a writer and link it to the session’s stream
CUeiDigitalWriter writer(session.GetDataStream());

// write one scan, the buffer must contain
// one value per channel
uInt32 data = 0xFEFE;
writer.WriteSingleScan(&data);
```

## 2.2 Monitoring the Current

You can monitor the current measured at each digital line.

Use an analog Input session the same way you would measure voltage from an analog Input device.

The following code shows how to measure current out of the first 4 digital lines:

```
CUeiSession aiSs;
aiSs.CreateAIChannel("pdna://192.168.100.2/Dev1/Ai0:3"
                     -10.0, 10.0,
                     UeiAIChannelInputModeDifferential);
aiSs.ConfigureTimingForSimpleIO();

CUeiAnalogScaledReader aiReader(aiSs.GetDataStream());
double currents[8];
```

```
aiReader.ReadSingleScan(currents);
```

## 2.3 Cleaning-up the Session

The session object will clean itself up when it goes out of scope or when it is destroyed. To reuse the object with a different set of channels or parameters, you can manually clean up the session as follows ().

```
session.CleanUp();
```

# Chapter 3 Programming with the Low-level API

## 3.1 Code Example

This chapter contains an example of C code written for a DNx-DIO-416 Solenoid Drive layer board.

```
//
//====================================================================
//
// NAME:    Sample416.c
//
// DESCRIPTION:
//
//          Test DIO-416 specific commands.
//          Makes a walking 1 pattern across the 8 output channels.
//
// NOTES:   This example utilizes a single DIO-416 layer.
//
// -------------------------------------------------------------------
//
//      Copyright (C) 2009 United Electronic Industries, Inc.
//      All rights reserved.
//
//
//====================================================================

#include <stdio.h>
#include <signal.h>

#ifdef _WIN32
#include <winsock2.h>
#include <conio.h>
#else
#include <netinet/in.h>
#include <unistd.h>
#endif // _WIN32

#include "PDNA.h"

/***************************** IMPORTANT NOTE **********************

   Before this example can be tested on your network you have to set
up IP address of the cube (IOM_IPADDR) and device number (DEVN) of the
layer you intend to use.

   Make sure that IP address of the cube lies within network mask
defined in your Ethernet interface settings

*******************************************************************
/
/* BEGIN CUSTOM CONFIGURATION */
```

```
#define IOM_IPADDR0     "192.168.100.2" // <--- your cube IP
#define DEVN            0               // <--- your DIO-416's device

#define TOTALSCANS      0       // use ctrl-c to stop if TOTALSCANS = 0
/* END CUSTOM CONFIGURATION */

#define TIMEOUT_DELAY   2000    // milli seconds
#define RETRY_ATTEMPTS  10

// END Customizing defines

#define EVENT_TIMEOUT   500   // how long to wait for events to happen
#define UPDATE_PERIOD   50

int stop;

// --
// Handler for SIGINT
//
void handler(int sig)
{
    stop = 1;
}


// -------------------- main routine --------------------------
//

#define OVERCURRENTLIMIT  (0.505)
#define UNDERCURRENTLIMIT  (-0.01)


int main(int argc, char* argv[]) {
    int error_found = 0;
    int hd0 = 0;
    int i,lineNum, ret;
    pDQE pDqe = NULL;
    pDQBCB pBcb = NULL;
    uint32 dataout,datain;
    DQRDCFG *DQRdCfg = NULL;
    int timeout = EVENT_TIMEOUT;
    int datarcv = 0;
    int packetlost = 0;
    int errorsallowed = RETRY_ATTEMPTS; // maximum errors allowed
    DQDIO416DATAIN data416;
    DQDIO416DATAOUT data416out =
{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
    double float416[DQ_DIO416_CHAN];

#ifndef _WIN32
```

```
    DqInitDAQLib();
#endif

    signal(SIGINT, handler);

    // open communication with IOM and receive IOM identification data
    if ((ret = DqOpenIOM(IOM_IPADDR0, DQ_UDP_DAQ_PORT, TIMEOUT_DELAY,
                                                &hd0, &DQRdCfg)) < 0) {
        printf("\nError In Initializing Communication with IOM");
        return -1;
    }
    if (DQRdCfg == NULL) {
        printf("\nError in receiving the response for Echo Command");
        error_found = 1;
        goto finish_up;
    }

    printf("ipaddr  = %d.%d.%d.%d\n",
                (DQRdCfg->ipaddr & 0xff000000)>>24,
                (DQRdCfg->ipaddr & 0x00ff0000)>>16,
                (DQRdCfg->ipaddr & 0x0000ff00)>>8,
                (DQRdCfg->ipaddr & 0x000000ff));

    printf("model   = %04x\n", DQRdCfg->model);
    printf("sernum  = %07d\n", DQRdCfg->sernum);
    printf("mfgdate = %x/%x/%x\n",
                (DQRdCfg->mfgdate & 0xff000000)>>24,
                (DQRdCfg->mfgdate & 0xff0000)>>16,
                (DQRdCfg->mfgdate & 0xffff));
    printf("caldate = %x/%x/%x\n",
                (DQRdCfg->caldate & 0xff000000)>>24,
                (DQRdCfg->caldate & 0xff0000)>>16,
                (DQRdCfg->caldate & 0xffff));


    for (i = 0; i < DQ_MAXDEVN; i++) {
        if (DQRdCfg->devmod[i]) {
            printf("Model: %x Option: %x\n",
                            DQRdCfg->devmod[i], DQRdCfg->option[i]);
        } else {
            break;
        }
    }


    for (i = 0; i < 16; i++) {
       if ((ret = DqAdv416SetLimit(hd0, DEVN, i, OVERCURRENTLIMIT)) <
0) {
            printf("\nError in DqAdv416SetLimit()");
            error_found = 1;
            goto finish_up;
```

```
        }
    }

    for (i = 16; i < 32; i++) {
       if ((ret = DqAdv416SetLimit(hd0, DEVN, i, UNDERCURRENTLIMIT))
< 0) {
            printf("\nError in DqAdv416SetLimit()");
            error_found = 1;
            goto finish_up;
        }
    }



    // ------------------------------------------------------------
    // Optional part - get all possible data from the 416
    if ((ret = DqAdv416GetAll(hd0, DEVN, &data416,
                                  (double*) float416)) < 0) {
       printf("\nError in DqAdv416GetAll()");
       error_found = 1;
       goto finish_up;
    }


    // ------------------------------------------------------------
    // Optional part - set additional configuration parameters on 416
    // set fastest speed possible keeping current settings on timing
    data416out.adcspdset = 1;
    data416out.adcspd = data416.adcsts & 0xFFF00000 |
                        DQ_L416_ADCSPD_190;
    // change number of "failed" reads prior to break
    data416out.rdcntset = 1;
    data416out.rdcnt = 2;
    if (ret = DqAdv416SetAll(hd0, DEVN, &data416out) < 0) {
       printf("\nError in DqAdv416SetAll()");
       error_found = 1;
       goto finish_up;
    }

    lineNum = 0;
    while (!stop) {

        datarcv++;

        printf("\nCycle #%d", datarcv);

        // Get status of the disabled channels first
        // because channels will be re-enabled when updated
        if ((ret = DqAdv40xRead(hd0, DEVN, &datain)) < 0) {
            printf("\nError in DqAdv40xRead()");
            error_found = 1;
```

```
            goto finish_up;
        }

        printf(" DOUT status = 0x%08x", datain);

        // Make a 'walking 1' for demonstration purposes.
        // Note: because
        // the high and low side have independent
        // controls, you must turn on both the high and
        // low sides (set to 1) to power the output device.
        dataout = 0x3 << (lineNum*2);
        printf(" ch#(high/low) = %d/%d dataout = 0x%04x \n",
                    (lineNum*2), (lineNum*2+1), dataout);

        // Write digital outputs using generic 40xWrite
        if ((ret = DqAdv40xWrite(hd0, DEVN, dataout)) < 0) {
            printf("\nError in DqAdv40xWrite()");
            error_found = 1;
            goto finish_up;
        }
        Sleep(1000);

        //limit the number of loops if TOTALSCANS != 0
        if (TOTALSCANS && (datarcv >= TOTALSCANS)) {
            stop = 1;

        }

       // Optional part - get al l possible data from the 416
        if ((ret = DqAdv416GetAll(hd0, DEVN, &data416,
                                  (double*)float416))<0) {
               printf("\nError in DqAdv416GetAll()");
               error_found = 1;
               goto finish_up;
        }
        for (i=0; i<DQ_DIO416_CHAN; i++) {
            printf("adc[%02d]=%08x  ",  i, data416.adc[i]);
            printf("Iout[%02d]=%5.3f\n",  i, float416[i]);
        }

        lineNum++;

        if (lineNum>7){
            lineNum = 0;
        }
    }

    printf("\n");

finish_up:
    if (hd0) {
```

```
        DqCloseIOM(hd0);
    }
#ifndef _WIN32
    DqCleanUpDAQLib();
#endif

    if (error_found) {
        return -1;
    } else {
        return 0;
    }

}
```

# Appendix

## A. Accessories

The following cables and STP boards are available for the DIO-416 layer.

**DNA-CBL-37**

A 3ft, 37-way flat ribbon cable that connects the layer to a terminal panel.

**DNA-STP-37**

37-way screw terminal panel.

# Index