# PD2-A0-96/16

## 96-Channel PCI Card for Analog Output Data Acquisition

- 96 analog outputs (16-bit resolution)
- 8 digital inputs; 8 digital outputs
- Three 24-bit counters/timers; three clock/interrupt lines
- User-defined power-on state
- · Simultaneous channel update; update on external event
- 2k samples onboard buffer size (upgradable to 64K samples)



Supports UEIDaq Framework Data Acquisition Software Library for Windows. Linux and QNX drivers available. Visit our website for more details.

### **General Description:**

Analog outputs are no afterthought at UEI! In fact, we offer some of the highest-density cards in the industry. For instance, our PD2-AO-96/16 packs 96 analog outputs, each at 16-bit resolution. Even though the maximum per-channel update rate across all channels is 100k samples/sec, you can drive 32 of the outputs at an aggregate update rate of 1.5M samples/sec. In addition to that, it's possible to update multiple channels simultaneously and use multiple boards in one system.

The card calibrates each analog output individually without using trimpots. Instead relies on a special D/A-based scheme that stores calibration coefficients in EEPROM and loads them automatically upon power up. This method also keeps board outputs in a predefined user-programmable state upon system startup. The PD2-AO-96/16 is pin-compatiable with 16-channel analog-output cards from Keithley and Measurement Computing (formerly ComputerBoards).

Technical Specifications:			
Analog Outputs			
Number of channels	96		
Resolution	16 bits		
Update rate	100 kS/s per channel; 450kS/s aggregate in non-DMA mode; up to 1100 kS/s aggregate in DMA mode		
DSP buffer size	2k samples (2 buffers x 1k sample)		
Type of D/A	double-buffered		
Data transfer modes	DMA, interrupt, software		
Accuracy	±3 LSB max		
DNL	±3 LSB max		
Monotonicity over temp.	15 bits, -40 to 85°C		
Calibrated gain error	3mV typ, 6mV max @ ±9.8V		
Calibrated offset error	1mV typ, 2mV max @ 0.0V		
Ranges	±10V		
Output coupling	DC		
Output impedance	0.15Ω max		
Current drive	±5 mA min		
Capacitive loads	180 pF min		
Settling time	10μs to 0.003%		
Slew rate	10V/μs		
Gain bandwidth	1 MHz		
Noise	less than 2 LSB RMS, 0-10000 Hz		
Output protection	short to ground, ±15V		
Power-on state	0.0000V ±5mV (default), user programmable		
Gain drift	25 ppm/°C		


Digital I/O	
Number of channels	8 inputs, 8 outputs
Compatibility	CMOS/TTL, 2kV ESD protected
Power-on state	logic zero (default),
	user programmable
Data transfer modes	DMA, interrupt, software
Input termination	4.7kΩ pull-up to 5V
Output high level	3.0V typ @ -32mA, 3.4V typ @ -16mA, 4.2V
	@ -2mA
Output low level	0.55V max @ 64mA
Input low voltage	0.0 - 0.8V
Input high voltage	2.0 - 5.0V
Counter/Timer	
Number of channels	3
Resolution	24 bits
Max frequency	16.5 MS/s for external clock,
	33 MS/s for internal DSP clock
Min frequency	0.00002 Hz for internal clock,
	no low limit for external clock
Min pulse width	20 ns
Output high level	2.9V typ @ -4 mA
Output low level	0.5V min @ 4 mA
Protection	7 kV ESD, ±30V over/undershoot
Input low voltage	0.0 - 0.8V
Input high voltage	2.0 - 5.0V


#### **Connection Schemes:**

Connector On The Board	Cable Required	Target Panel	Description	
J3 - J8	PD-CBL-40	PD-STP-40	Carries 16 analog output lines to 16-channel terminal panel	
J3 - J8	PD-CBL-4037	PD-STP-3716	Carries 16 analog output lines to 16-channel terminal panel*	
J2	PD-CBL-37	PD-STP-3716	Carries 8 digital input and 8 output lines to 16-channel terminal panel	
J3 - J8	PD-CBL-4037-INV	PD-AO-AMP-100	Carries 16 analog output lines to ±100V amplifier	
J3 - J8	PD-CBL-4037-INV	PD-AO-AMP-115	Carries 16 analog output lines to ±115V amplifier	
J2	PD-CBL-3650-8/8	PD2-DIO-BPLANE16	Carries digital lines to digital isolation panel for adding relays to the DIO lines	


<sup>\*</sup> Legacy connection scheme. Use PD-CBL-40 / PD-STP-40 combination instead.

### **Block Diagram:**






## **Pinout Diagrams:**



## **Pin-to-Pin Mapping Diagrams:**

Depending on the cable used to connect the board to different terminal panels, pins of J2, J3-J8 connectors may be remapped. Please refer to the diagrams below for detailed information about pin-to-pin mapping for PD-CBL-4037, PD-CBL-4037-INV and PD-CBL-37 cables.

PD-	CBL-4037-INV
Pin	Pin



Panel-Mating Side